共 50 条
- [41] Low-energy BIST design for scan-based logic circuits 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551
- [42] Efficient scan-based BIST using multiple LFSRs and dictionary coding 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 345 - 350
- [44] A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG 2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), 2013, : 755 - 759
- [45] A scan matrix design for low power scan-based test 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229
- [46] Efficient scan-based BIST scheme for low power testing of VLSI chips ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 376 - 381
- [47] On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST 2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 19 - 24
- [48] Cost-effective deterministic partitioning for rapid diagnosis in scan-based BIST IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (01): : 42 - 53
- [49] On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (10): : 2706 - 2718
- [50] Novel Approach to Reduce Power Droop During Scan-Based Logic BIST 2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,