A hybrid algorithm for test point selection for scan-based BIST

被引:0
|
作者
Tsai, HC
Cheng, KT
Lin, CJ
Bhawmik, S
机构
关键词
D O I
10.1109/DAC.1997.597195
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a new algorithm for test point selection for scan-based BIST. The new algorithm combines the advantages of both explicit-testability-calculation and gradient techniques. The test point selection is guided by a cost function which is partially based on explicit testability recalculation and partially on gradients. With an event-driven mechanism, it can quickly identify a set of nodes whose testability need to be recalculated due to a test point, and then use gradients to estimate the impact of the rest of the circuit. In addition, by incorporating timing information into the cost function, timing penalty caused by test points can be easily avoided. We present the results to illustrate that high fault coverages for both area- and timing-driven test point insertions can be obtained with a small number of test points. The results also indicate a significant reduction of computational complexity while the qualities are similar to the explicitly-testability-calculation method.
引用
收藏
页码:478 / 483
页数:2
相关论文
共 50 条
  • [41] Low-energy BIST design for scan-based logic circuits
    Bhattacharya, BB
    Seth, SC
    Zhang, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551
  • [42] Efficient scan-based BIST using multiple LFSRs and dictionary coding
    Balakrishnan, Kedarnath J.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 345 - 350
  • [43] Test Chips With Scan-Based Logic Arrays
    Chen, Yu-Hsiang
    Hsu, Chia-Ming
    Lee, Kuen-Jong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (04) : 790 - 802
  • [44] A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG
    Moriyasu, Takanori
    Ohtake, Satoshi
    2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), 2013, : 755 - 759
  • [45] A scan matrix design for low power scan-based test
    Lin, SP
    Lee, CL
    Chen, JE
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229
  • [46] Efficient scan-based BIST scheme for low power testing of VLSI chips
    Shah, Malav
    ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 376 - 381
  • [47] On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST
    Tomita, A.
    Wen, X.
    Sato, Y.
    Kajihara, S.
    Girard, P.
    Tehranipoor, M.
    Wang, L. -T.
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 19 - 24
  • [48] Cost-effective deterministic partitioning for rapid diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (01): : 42 - 53
  • [49] On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST
    Tomita, Akihiro
    Wen, Xiaoqing
    Sato, Yasuo
    Kajihara, Seiji
    Miyase, Kohei
    Holst, Stefan
    Girard, Patrick
    Tehranipoor, Mohammad
    Wang, Laung-Terng
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (10): : 2706 - 2718
  • [50] Novel Approach to Reduce Power Droop During Scan-Based Logic BIST
    Omana, M.
    Rossi, D.
    Fuzzi, F.
    Metra, C.
    Tirumurti, C.
    Galivache, R.
    2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,