A hybrid algorithm for test point selection for scan-based BIST

被引:0
|
作者
Tsai, HC
Cheng, KT
Lin, CJ
Bhawmik, S
机构
关键词
D O I
10.1109/DAC.1997.597195
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a new algorithm for test point selection for scan-based BIST. The new algorithm combines the advantages of both explicit-testability-calculation and gradient techniques. The test point selection is guided by a cost function which is partially based on explicit testability recalculation and partially on gradients. With an event-driven mechanism, it can quickly identify a set of nodes whose testability need to be recalculated due to a test point, and then use gradients to estimate the impact of the rest of the circuit. In addition, by incorporating timing information into the cost function, timing penalty caused by test points can be easily avoided. We present the results to illustrate that high fault coverages for both area- and timing-driven test point insertions can be obtained with a small number of test points. The results also indicate a significant reduction of computational complexity while the qualities are similar to the explicitly-testability-calculation method.
引用
收藏
页码:478 / 483
页数:2
相关论文
共 50 条
  • [11] Scan-based ATPG or logic BIST?
    Williams, TW
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1183 - 1183
  • [12] Fault diagnosis in scan-based BIST
    Rajski, J
    Tyszer, J
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 894 - 902
  • [13] Low Cost Test Pattern Generation in Scan-Based BIST Schemes
    Zhang, Guohe
    Yuan, Ye
    Liang, Feng
    Wei, Sufen
    Yang, Cheng-Fu
    ELECTRONICS, 2019, 8 (03)
  • [14] Using weighted scan enable signals to improve test effectiveness of scan-based BIST
    Xiang, Dong
    Chen, Mingjing
    Fujiwara, Hideo
    IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (12) : 1619 - 1628
  • [15] Test data compression of 100x for scan-based BIST
    Arai, Masayuki
    Fukumoto, Satoshi
    Iwasaki, Kazuhiko
    Matsuo, Tatsuru
    Hiraide, Takahisa
    Konishi, Hideaki
    Emori, Michiaki
    Aikyo, Takashi
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 674 - +
  • [16] An efficient deterministic test pattern generator for scan-based BIST environment
    Wang, WL
    Lee, KJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 43 - 53
  • [17] An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment
    Wei-Lun Wang
    Kuen-Jong Lee
    Journal of Electronic Testing, 2002, 18 : 43 - 53
  • [18] Minimized power consumption for scan-based BIST
    Gerstendörfer, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (03): : 203 - 212
  • [19] Minimized Power Consumption for Scan-Based BIST
    Stefan Gerstendörfer
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2000, 16 : 203 - 212
  • [20] SCANBIST - A MULTIFREQUENCY SCAN-BASED BIST METHOD
    NADEAUDOSTIE, B
    BUREK, D
    HASSAN, ASM
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (01): : 7 - 17