Using weighted scan enable signals to improve test effectiveness of scan-based BIST

被引:21
|
作者
Xiang, Dong [1 ]
Chen, Mingjing
Fujiwara, Hideo
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[3] Nara Inst Sci & Technol, Grad Sch Informat Sci, Nara 6300192, Japan
基金
中国国家自然科学基金;
关键词
random testability; scan-based BIST; scan enable signal; weighted random testing; IN SELF-TEST; DESIGN;
D O I
10.1109/TC.2007.70767
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The conventional test-per-scan built-in self-test (BIST) scheme needs a number of shift cycles followed by one capture cycle. Fault effects received by the scan flip-flops are shifted out while shifting in the next test vector, like scan testing. Unlike deterministic testing, it is unnecessary to apply a complete test vector to the scan chains. A new scan-based BIST scheme is proposed by properly controlling the scan enable signals of the scan chains. Different weighted values are assigned to the scan enable signals of scan flip-flops in separate scan chains. Capture cycles can be inserted at any clock cycle if necessary. A new testability estimation procedure according to the proposed testing scheme is presented. A greedy procedure is proposed to select a weight for each scan chain. Experimental results show that the proposed method can improve test effectiveness of scan-based BIST greatly and most circuits can obtain complete fault coverage or very close to complete fault coverage.
引用
收藏
页码:1619 / 1628
页数:10
相关论文
共 50 条
  • [1] Using weighted scan enable signals to improve the effectiveness of scan-based BIST
    Xiang, D
    Chen, MJ
    Fujiwara, H
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 126 - 131
  • [2] Improving test effectiveness of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 916 - 927
  • [3] Switching activity reduction for scan-based BIST using weighted scan input data
    Wang, Weizheng
    Kuang, Jishun
    Liu, Peng
    Peng, Xin
    You, Zhiqiang
    IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 874 - 880
  • [4] Reconfigurable scan architecture with weighted scan-enable signals for deterministic BIST
    Xiang, Dong
    Zhao, Yang
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (06) : 999 - 1012
  • [5] On improving test quality of scan-based BIST
    Tsai, HC
    Cheng, KT
    Bhawmik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) : 928 - 938
  • [6] Improving test quality of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 12 - 17
  • [7] Scan-based BIST using an improved scan forest architecture
    Xiang, D
    Chen, MJ
    Li, KW
    Wu, YL
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 88 - 93
  • [8] Scan BIST with biased scan test signals
    Dong, Xiang
    Chen MingJing
    Sun JiaGuang
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2008, 51 (07): : 881 - 895
  • [9] Scan BIST with biased scan test signals
    Dong Xiang
    MingJing Chen
    JiaGuang Sun
    Science in China Series F: Information Sciences, 2008, 51 : 881 - 895
  • [10] Scan BIST with biased scan test signals
    XIANG Dong1
    2 Deptartment of Computer Science and Engineering
    ScienceinChina(SeriesF:InformationSciences), 2008, (07) : 881 - 895