Using weighted scan enable signals to improve test effectiveness of scan-based BIST

被引:21
|
作者
Xiang, Dong [1 ]
Chen, Mingjing
Fujiwara, Hideo
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[3] Nara Inst Sci & Technol, Grad Sch Informat Sci, Nara 6300192, Japan
基金
中国国家自然科学基金;
关键词
random testability; scan-based BIST; scan enable signal; weighted random testing; IN SELF-TEST; DESIGN;
D O I
10.1109/TC.2007.70767
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The conventional test-per-scan built-in self-test (BIST) scheme needs a number of shift cycles followed by one capture cycle. Fault effects received by the scan flip-flops are shifted out while shifting in the next test vector, like scan testing. Unlike deterministic testing, it is unnecessary to apply a complete test vector to the scan chains. A new scan-based BIST scheme is proposed by properly controlling the scan enable signals of the scan chains. Different weighted values are assigned to the scan enable signals of scan flip-flops in separate scan chains. Capture cycles can be inserted at any clock cycle if necessary. A new testability estimation procedure according to the proposed testing scheme is presented. A greedy procedure is proposed to select a weight for each scan chain. Experimental results show that the proposed method can improve test effectiveness of scan-based BIST greatly and most circuits can obtain complete fault coverage or very close to complete fault coverage.
引用
收藏
页码:1619 / 1628
页数:10
相关论文
共 50 条
  • [21] An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment
    Wei-Lun Wang
    Kuen-Jong Lee
    Journal of Electronic Testing, 2002, 18 : 43 - 53
  • [22] Minimized power consumption for scan-based BIST
    Gerstendörfer, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (03): : 203 - 212
  • [23] Minimized Power Consumption for Scan-Based BIST
    Stefan Gerstendörfer
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2000, 16 : 203 - 212
  • [24] SCANBIST - A MULTIFREQUENCY SCAN-BASED BIST METHOD
    NADEAUDOSTIE, B
    BUREK, D
    HASSAN, ASM
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (01): : 7 - 17
  • [25] BIST fault diagnosis in scan-based VLSI environments
    Wu, YJ
    Adham, S
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 48 - 57
  • [26] Diagnosis for scan-based BIST: Reaching deep into the signatures
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 102 - 109
  • [27] Test-point selection algorithm using small signal model for scan-based BIST
    Hu, H
    Sun, YH
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 507 - 507
  • [28] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 159 - 170
  • [29] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 894 - 902
  • [30] Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure
    Sato, Yasuo
    Yamaguchi, Hisato
    Matsuzono, Makoto
    Kajihara, Seiji
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 54 - 59