Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure

被引:20
|
作者
Sato, Yasuo [1 ]
Yamaguchi, Hisato [1 ]
Matsuzono, Makoto [1 ]
Kajihara, Seiji [1 ]
机构
[1] Kyushu Inst Technol, Dept Comp Sci & Elect, Iizuka, Fukuoka 8208502, Japan
关键词
BIST; multi-cycle test; multiple observation; partial observation; scan-based BIST;
D O I
10.1109/ATS.2011.34
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field test for reliability is usually performed with small amount of memory resource, and it requires a new technique which might be somewhat different from the conventional manufacturing tests. This paper proposes a novel technique that improves fault coverage or reduces the number of test vectors that is needed for achieving the given fault coverage on scan-based BIST structure. We evaluate a multi-cycle test method that observes the values of partial flip-flops on a chip during capture-mode. The experimental result shows that the partial observation achieves fault coverage improvement with small hardware overhead than the full observation.
引用
收藏
页码:54 / 59
页数:6
相关论文
共 50 条
  • [1] On Flip-Flop Selection for Multi-Cycle Scan Test with Partial Observation in Logic BIST
    Oshima, Shigeyuki
    Kato, Takaaki
    Sato, Yasuo
    Kajihara, Seiji
    Wang, Senling
    2018 IEEE 27TH ASIAN TEST SYMPOSIUM (ATS), 2018, : 30 - 35
  • [2] On improving test quality of scan-based BIST
    Tsai, HC
    Cheng, KT
    Bhawmik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) : 928 - 938
  • [3] Constructive multi-phase test point insertion for scan-based BIST
    Tamarapalli, N
    Rajski, J
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 649 - 658
  • [4] Improving test effectiveness of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 916 - 927
  • [5] Improving test quality of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 12 - 17
  • [6] A hybrid algorithm for test point selection for scan-based BIST
    Tsai, HC
    Cheng, KT
    Lin, CJ
    Bhawmik, S
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 478 - 483
  • [7] Accelerated test points selection method for scan-based BIST
    Nakao, M
    Hatayama, K
    Higashi, I
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 359 - 364
  • [8] Efficient test-point selection for scan-based BIST
    Tsai, HC
    Cheng, KTT
    Lin, CJM
    Bhawmik, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 667 - 676
  • [9] Scan-based BIST fault diagnosis
    Wu, YJ
    Adham, SMI
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (02) : 203 - 211
  • [10] Scan-based ATPG or logic BIST?
    Williams, TW
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1183 - 1183