共 50 条
- [41] A scan matrix design for low power scan-based test 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229
- [42] Improved fault diagnosis in scan-based BIST via superposition 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 55 - 58
- [43] Pseudo-functional scan-based BIST for delay fault 23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 229 - 234
- [48] New Scan-Based Attack Using Only the Test Mode 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 234 - 239
- [49] Altering a pseudo-random bit sequence for scan-based BIST INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175
- [50] Low-energy BIST design for scan-based logic circuits 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551