Using weighted scan enable signals to improve test effectiveness of scan-based BIST

被引:21
|
作者
Xiang, Dong [1 ]
Chen, Mingjing
Fujiwara, Hideo
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[3] Nara Inst Sci & Technol, Grad Sch Informat Sci, Nara 6300192, Japan
基金
中国国家自然科学基金;
关键词
random testability; scan-based BIST; scan enable signal; weighted random testing; IN SELF-TEST; DESIGN;
D O I
10.1109/TC.2007.70767
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The conventional test-per-scan built-in self-test (BIST) scheme needs a number of shift cycles followed by one capture cycle. Fault effects received by the scan flip-flops are shifted out while shifting in the next test vector, like scan testing. Unlike deterministic testing, it is unnecessary to apply a complete test vector to the scan chains. A new scan-based BIST scheme is proposed by properly controlling the scan enable signals of the scan chains. Different weighted values are assigned to the scan enable signals of scan flip-flops in separate scan chains. Capture cycles can be inserted at any clock cycle if necessary. A new testability estimation procedure according to the proposed testing scheme is presented. A greedy procedure is proposed to select a weight for each scan chain. Experimental results show that the proposed method can improve test effectiveness of scan-based BIST greatly and most circuits can obtain complete fault coverage or very close to complete fault coverage.
引用
收藏
页码:1619 / 1628
页数:10
相关论文
共 50 条
  • [41] A scan matrix design for low power scan-based test
    Lin, SP
    Lee, CL
    Chen, JE
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229
  • [42] Improved fault diagnosis in scan-based BIST via superposition
    Bayraktaroglu, I
    Orailoglu, A
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 55 - 58
  • [43] Pseudo-functional scan-based BIST for delay fault
    Lin, YC
    Lu, F
    Cheng, KT
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 229 - 234
  • [44] Trimodal Scan-Based Test Paradigm
    Mrugalski, Grzegorz
    Rajski, Janusz
    Solecki, Jedrzej
    Tyszer, Jerzy
    Wang, Chen
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1112 - 1125
  • [45] Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST
    Boubezari, S
    Cerny, E
    Kaminska, B
    Nadeau-Dostie, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1327 - 1340
  • [46] Test data compression for scan-based BIST aiming at 100x compression rate
    Arai, Masayuki
    Fukumoto, Satoshi
    Iwasaki, Kazuhiko
    Matsuo, Tatsuru
    Hiraide, Takahisa
    Konishi, Hideaki
    Emori, Michiaki
    Aikyo, Takashi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03) : 726 - 735
  • [47] Test Chips With Scan-Based Logic Arrays
    Chen, Yu-Hsiang
    Hsu, Chia-Ming
    Lee, Kuen-Jong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (04) : 790 - 802
  • [48] New Scan-Based Attack Using Only the Test Mode
    Ali, Sk Subidh
    Sinanoglu, Ozgur
    Saeed, Samah Mohamed
    Karri, Ramesh
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 234 - 239
  • [49] Altering a pseudo-random bit sequence for scan-based BIST
    Touba, NA
    McCluskey, EJ
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175
  • [50] Low-energy BIST design for scan-based logic circuits
    Bhattacharya, BB
    Seth, SC
    Zhang, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551