Fault diagnosis in scan-based BIST

被引：24
|
作者：
Rajski, J [1 ]
Tyszer, J [1 ]
机构：
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
来源：
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY | 1997年
关键词：
D O I：
10.1109/TEST.1997.639704
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The paper presents a new fault diagnosis technique for scan-based BIST designs. It can be used for non-adaptive identification of the scan cells that are driven by erroneous signals, irrespective of the error multiplicity. The proposed scheme employs a simple scan cell selection hardware which in conjunction with a conventional signature analysis allows flexible trade-offs between the test application time and the diagnostic resolution.
引用
收藏
页码：894 / 902
页数：9
相关论文
共 50 条
  • [1] Scan-based BIST fault diagnosis
    Wu, YJ
    Adham, SMI
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (02) : 203 - 211
  • [2] BIST fault diagnosis in scan-based VLSI environments
    Wu, YJ
    Adham, S
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 48 - 57
  • [3] Gate level fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 376 - 381
  • [4] Deterministic partitioning techniques for fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 273 - 282
  • [5] Improved fault diagnosis in scan-based BIST via superposition
    Bayraktaroglu, I
    Orailoglu, A
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 55 - 58
  • [6] Diagnosis for scan-based BIST: Reaching deep into the signatures
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 102 - 109
  • [7] Scan-based BIST diagnosis using an embedded processor
    Balakrishnan, KJ
    Touba, NA
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 209 - 216
  • [8] Pseudo-functional scan-based BIST for delay fault
    Lin, YC
    Lu, F
    Cheng, KT
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 229 - 234
  • [9] Scan-based ATPG or logic BIST?
    Williams, TW
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1183 - 1183
  • [10] Automatic fault diagnosis for scan-based designs
    Heinitz, M
    Hollenbeck, I
    Kuboschek, M
    Otterstedt, J
    Sebeke, C
    Winkel, T
    MICROELECTRONIC ENGINEERING, 1996, 31 (1-4) : 331 - 338
12345