Automatic fault diagnosis for scan-based designs

被引:0
|
作者
Heinitz, M
Hollenbeck, I
Kuboschek, M
Otterstedt, J
Sebeke, C
Winkel, T
机构
[1] Inst. für Theor. Elektrotechnik, Universität Hannover, D-30167 Hannover
[2] Lab. fur Informationstechnologie, Universität Hannover, D-30167 Hannover
关键词
Number:; OMI/DE-ARM; 6909; Acronym:; -; Sponsor:;
D O I
10.1016/0167-9317(95)00355-X
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This contribution presents an automatic fault diagnosis system which is designed to combinational circuits and circuit modules embedded in a scan path environment. It consists of a diagnosis software called DIABOLO (DIAgnosis of BOolean LOgic), an electron beam tester (EBT) and a digital tester. A novel concept for a complete automatic fault diagnosis process is proposed: The applied test patterns and test sequences are specifically generated for the fault diagnosis of scan-based circuits with support of the EBT. This approach allows the drastic reduction of EBT measurement times respectively the reduction of the number of internal circuit nodes which have to be observed by the EBT. Each step of the fault diagnosis process has certain requirements for the applied test patterns and test sequences. Therefore, different types of test patterns and sequences are applied during one diagnosis run, for example, inherently periodical test patterns [1], diagnostic test patterns [2] and short test sequences are employed [3]. The test pattern / sequence generation is performed automatically (which is the prerequisite for automatic fault diagnosis) and online, that is it depends on the predecessing results of the actual fault diagnosis process. Experiments demonstrate the feasibility of the proposed concept.
引用
收藏
页码:331 / 338
页数:8
相关论文
共 50 条
  • [1] Fault Diagnosis with Orthogonal Compactors in Scan-Based Designs
    Benware, Brady
    Mrugalski, Grzegorz
    Pogiel, Artur
    Rajski, Janusz
    Solecki, Jedrzej
    Tyszer, Jerzy
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2011, 27 (05): : 599 - 609
  • [2] Fault Diagnosis with Orthogonal Compactors in Scan-Based Designs
    Brady Benware
    Grzegorz Mrugalski
    Artur Pogiel
    Janusz Rajski
    Jędrzej Solecki
    Jerzy Tyszer
    [J]. Journal of Electronic Testing, 2011, 27 : 599 - 609
  • [3] Scan-based BIST fault diagnosis
    Wu, YJ
    Adham, SMI
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (02) : 203 - 211
  • [4] Fault diagnosis in scan-based BIST
    Rajski, J
    Tyszer, J
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 894 - 902
  • [5] BIST fault diagnosis in scan-based VLSI environments
    Wu, YJ
    Adham, S
    [J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 48 - 57
  • [6] Gate level fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 376 - 381
  • [7] Deterministic partitioning techniques for fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 273 - 282
  • [8] Improved fault diagnosis in scan-based BIST via superposition
    Bayraktaroglu, I
    Orailoglu, A
    [J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 55 - 58
  • [9] Scan-based delay fault tests for diagnosis of transition faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. 21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 419 - +
  • [10] Effectiveness of scan-based delay fault tests in diagnosis of transition faults
    Pomeranz, I.
    Reddy, S. M.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (05): : 537 - 545