Fault diagnosis in scan-based BIST

被引：24
|
作者：
Rajski, J [1 ]
Tyszer, J [1 ]
机构：
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
来源：
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY | 1997年
关键词：
D O I：
10.1109/TEST.1997.639704
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The paper presents a new fault diagnosis technique for scan-based BIST designs. It can be used for non-adaptive identification of the scan cells that are driven by erroneous signals, irrespective of the error multiplicity. The proposed scheme employs a simple scan cell selection hardware which in conjunction with a conventional signature analysis allows flexible trade-offs between the test application time and the diagnostic resolution.
引用
收藏
页码：894 / 902
页数：9
相关论文
共 50 条
  • [41] Low-energy BIST design for scan-based logic circuits
    Bhattacharya, BB
    Seth, SC
    Zhang, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551
  • [42] Efficient scan-based BIST using multiple LFSRs and dictionary coding
    Balakrishnan, Kedarnath J.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 345 - 350
  • [43] A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG
    Moriyasu, Takanori
    Ohtake, Satoshi
    2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), 2013, : 755 - 759
  • [44] Sideway Scan, Solving the Achilles' Heel of Scan-based Diagnosis
    Lai, Liyang
    Lin, Zefan
    Wang, Qitao
    8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
  • [45] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 159 - 170
  • [46] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 894 - 902
  • [47] Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure
    Sato, Yasuo
    Yamaguchi, Hisato
    Matsuzono, Makoto
    Kajihara, Seiji
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 54 - 59
  • [48] Efficient scan-based BIST scheme for low power testing of VLSI chips
    Shah, Malav
    ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 376 - 381
  • [49] On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST
    Tomita, A.
    Wen, X.
    Sato, Y.
    Kajihara, S.
    Girard, P.
    Tehranipoor, M.
    Wang, L. -T.
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 19 - 24
  • [50] On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST
    Tomita, Akihiro
    Wen, Xiaoqing
    Sato, Yasuo
    Kajihara, Seiji
    Miyase, Kohei
    Holst, Stefan
    Girard, Patrick
    Tehranipoor, Mohammad
    Wang, Laung-Terng
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (10): : 2706 - 2718
12345