Improving test quality of scan-based BIST by scan chain partitioning

被引:0
|
作者
Xiang, D [1 ]
Chen, MJ [1 ]
Sun, JG [1 ]
Fujiwara, H [1 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test effectiveness of a test-per-scan BIST scheme is highly dependent on the length and the number of the scan chains. Fewer cycles arc adopted to capture test responses when the length of the scan chains increases. On the other hand, the number of test inputs should be increased when the number of the scan chains increases. Another important feature of the test-per-scan BIST scheme is that test responses of the circuit at the inputs of the scan flip-flops are unobservable during the shift cycles. A new scan architecture is proposed to make a scan-based circuit more observable. The scan chain is partitioned into multiple segments, according to which multiple capture cycles can be inserted to receive test responses during the shift cycles based on the test-per-scan test scheme. This scheme directly makes the circuit more observable and testable. Unlike other BIST schemes using multiple capture cycles after the shift cycles, our method inserts multiple capture cycles inside the shift cycles, but not after the shift cycles. Sufficient experimental results arc presented to demonstrate the effectiveness of the method.
引用
收藏
页码:12 / 17
页数:6
相关论文
共 50 条
  • [41] Scan BIST with biased scan test signals
    Dong, Xiang
    Chen MingJing
    Sun JiaGuang
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2008, 51 (07): : 881 - 895
  • [42] Scan BIST with biased scan test signals
    Dong Xiang
    MingJing Chen
    JiaGuang Sun
    Science in China Series F: Information Sciences, 2008, 51 : 881 - 895
  • [43] Scan chain design for shift power reduction in scan-based testing
    Jia Li
    Yu Hu
    XiaoWei Li
    Science China Information Sciences, 2011, 54 : 767 - 777
  • [44] Scan chain design for shift power reduction in scan-based testing
    Li Jia
    Hu Yu
    Li XiaoWei
    SCIENCE CHINA-INFORMATION SCIENCES, 2011, 54 (04) : 767 - 777
  • [45] Scan BIST with biased scan test signals
    XIANG Dong1
    2 Deptartment of Computer Science and Engineering
    ScienceinChina(SeriesF:InformationSciences), 2008, (07) : 881 - 895
  • [46] Test-point selection algorithm using small signal model for scan-based BIST
    Hu, H
    Sun, YH
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 507 - 507
  • [47] Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST
    Boubezari, S
    Cerny, E
    Kaminska, B
    Nadeau-Dostie, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1327 - 1340
  • [48] Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning
    Bhunia, S
    Mahmoodi, H
    Ghosh, D
    Roy, K
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 453 - 458
  • [49] Test data compression for scan-based BIST aiming at 100x compression rate
    Arai, Masayuki
    Fukumoto, Satoshi
    Iwasaki, Kazuhiko
    Matsuo, Tatsuru
    Hiraide, Takahisa
    Konishi, Hideaki
    Emori, Michiaki
    Aikyo, Takashi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03) : 726 - 735
  • [50] Test Chips With Scan-Based Logic Arrays
    Chen, Yu-Hsiang
    Hsu, Chia-Ming
    Lee, Kuen-Jong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (04) : 790 - 802