Improving test quality of scan-based BIST by scan chain partitioning

被引:0
|
作者
Xiang, D [1 ]
Chen, MJ [1 ]
Sun, JG [1 ]
Fujiwara, H [1 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test effectiveness of a test-per-scan BIST scheme is highly dependent on the length and the number of the scan chains. Fewer cycles arc adopted to capture test responses when the length of the scan chains increases. On the other hand, the number of test inputs should be increased when the number of the scan chains increases. Another important feature of the test-per-scan BIST scheme is that test responses of the circuit at the inputs of the scan flip-flops are unobservable during the shift cycles. A new scan architecture is proposed to make a scan-based circuit more observable. The scan chain is partitioned into multiple segments, according to which multiple capture cycles can be inserted to receive test responses during the shift cycles based on the test-per-scan test scheme. This scheme directly makes the circuit more observable and testable. Unlike other BIST schemes using multiple capture cycles after the shift cycles, our method inserts multiple capture cycles inside the shift cycles, but not after the shift cycles. Sufficient experimental results arc presented to demonstrate the effectiveness of the method.
引用
收藏
页码:12 / 17
页数:6
相关论文
共 50 条
  • [31] Scan-based BIST diagnosis using an embedded processor
    Balakrishnan, KJ
    Touba, NA
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 209 - 216
  • [32] A ROMless LFSR reseeding scheme for scan-based BIST
    Kalligeros, E
    Kavousianos, X
    Nikolos, D
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 206 - 211
  • [33] Switching activity reduction for scan-based BIST using weighted scan input data
    Wang, Weizheng
    Kuang, Jishun
    Liu, Peng
    Peng, Xin
    You, Zhiqiang
    IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 874 - 880
  • [34] Low power BIST based on scan partitioning
    Lee, J
    Touba, NA
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 33 - 41
  • [35] A gated clock scheme for low power scan-based BIST
    Bonhomme, Y
    Girard, P
    Guiller, L
    Landrault, C
    Pravossoudovitch, S
    SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 87 - 89
  • [36] A scan matrix design for low power scan-based test
    Lin, SP
    Lee, CL
    Chen, JE
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229
  • [37] Improved fault diagnosis in scan-based BIST via superposition
    Bayraktaroglu, I
    Orailoglu, A
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 55 - 58
  • [38] Pseudo-functional scan-based BIST for delay fault
    Lin, YC
    Lu, F
    Cheng, KT
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 229 - 234
  • [39] Trimodal Scan-Based Test Paradigm
    Mrugalski, Grzegorz
    Rajski, Janusz
    Solecki, Jedrzej
    Tyszer, Jerzy
    Wang, Chen
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1112 - 1125
  • [40] Scan chain design for shift power reduction in scan-based testing
    LI Jia 1
    2 The Institute of Computing Technology
    ScienceChina(InformationSciences), 2011, 54 (04) : 767 - 777