A gated clock scheme for low power scan-based BIST

被引：4
|
作者：
Bonhomme, Y [1 ]
Girard, P [1 ]
Guiller, L [1 ]
Landrault, C [1 ]
Pravossoudovitch, S [1 ]
机构：
[1] Univ Montpellier 2, Lab Informat Robot & Microelect Montpellier, CNRS, F-34392 Montpellier 5, France
来源：
SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/OLT.2001.937824
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a new low power scan-based BIST technique which can reduce the switching activity during test operation. The proposed low power /energy technique is based on a gated clock scheme for the scan path and the clock tree feeding the scan path.
引用
收藏
页码：87 / 89
页数：3
相关论文
共 50 条
  • [1] Efficient scan-based BIST scheme for low power testing of VLSI chips
    Shah, Malav
    ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 376 - 381
  • [2] Minimized power consumption for scan-based BIST
    Gerstendörfer, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (03): : 203 - 212
  • [3] Minimized Power Consumption for Scan-Based BIST
    Stefan Gerstendörfer
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2000, 16 : 203 - 212
  • [4] A ROMless LFSR reseeding scheme for scan-based BIST
    Kalligeros, E
    Kavousianos, X
    Nikolos, D
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 206 - 211
  • [5] Generation of low power dissipation and high fault coverage patterns for scan-based BIST
    Wang, S
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 834 - 843
  • [6] Scan-based BIST fault diagnosis
    Wu, YJ
    Adham, SMI
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (02) : 203 - 211
  • [7] Scan-based ATPG or logic BIST?
    Williams, TW
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1183 - 1183
  • [8] Fault diagnosis in scan-based BIST
    Rajski, J
    Tyszer, J
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 894 - 902
  • [9] Low Cost Test Pattern Generation in Scan-Based BIST Schemes
    Zhang, Guohe
    Yuan, Ye
    Liang, Feng
    Wei, Sufen
    Yang, Cheng-Fu
    ELECTRONICS, 2019, 8 (03)
  • [10] Low-energy BIST design for scan-based logic circuits
    Bhattacharya, BB
    Seth, SC
    Zhang, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551
12345