A gated clock scheme for low power scan-based BIST

被引：4

作者：

Bonhomme, Y ^{[1
]}

Girard, P ^{[1
]}

Guiller, L ^{[1
]}

Landrault, C ^{[1
]}

Pravossoudovitch, S ^{[1
]}

机构：

[1] Univ Montpellier 2, Lab Informat Robot & Microelect Montpellier, CNRS, F-34392 Montpellier 5, France

来源：

SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/OLT.2001.937824

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present a new low power scan-based BIST technique which can reduce the switching activity during test operation. The proposed low power /energy technique is based on a gated clock scheme for the scan path and the clock tree feeding the scan path.

引用

页码：87 / 89

页数：3

共 50 条

[41] A gated clock scheme for low power testing of logic cores
Bonhomme, Y
Girard, P
Guiller, L
Landrault, C
Pravossoudovitch, S
Virazel, A
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (01): : 89 - 99
[42] Using weighted scan enable signals to improve test effectiveness of scan-based BIST
Xiang, Dong
Chen, Mingjing
Fujiwara, Hideo
IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (12) : 1619 - 1628
[43] Switching activity reduction for scan-based BIST using weighted scan input data
Wang, Weizheng
Kuang, Jishun
Liu, Peng
Peng, Xin
You, Zhiqiang
IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 874 - 880
[44] A LOW POWER BIST SCHEME BASED ON BLOCK ENCODING
Chen, Tian
Zheng, Liuyang
Wang, Wei
Ren, Fuji
Zhang, Xishan
Chang, Hao
2014 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT, 2014,
[45] Deterministic and low power BIST based on scan slice overlapping
Li, J
Han, YH
Li, XW
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5670 - 5673
[46] Low-power technique of scan-based design for test
Xu, L
Sun, YH
Chen, HY
ELECTRONICS LETTERS, 2000, 36 (23) : 1920 - 1921
[47] Test data compression of 100x for scan-based BIST
Arai, Masayuki
Fukumoto, Satoshi
Iwasaki, Kazuhiko
Matsuo, Tatsuru
Hiraide, Takahisa
Konishi, Hideaki
Emori, Michiaki
Aikyo, Takashi
2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 674 - +
[48] An efficient deterministic test pattern generator for scan-based BIST environment
Wang, WL
Lee, KJ
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 43 - 53
[49] An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment
Wei-Lun Wang
Kuen-Jong Lee
Journal of Electronic Testing, 2002, 18 : 43 - 53
[50] Altering a pseudo-random bit sequence for scan-based BIST
Touba, NA
McCluskey, EJ
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175

← 1 2 3 4 5 →