A LOW POWER BIST SCHEME BASED ON BLOCK ENCODING

被引：0

作者：

Chen, Tian ^{[1
,2
]}

Zheng, Liuyang ^{[1
,2
]}

Wang, Wei ^{[1
,2
]}

Ren, Fuji ^{[1
,2
,3
]}

Zhang, Xishan ^{[1
]}

Chang, Hao ^{[1
]}

机构：

[1] Hefei Univ Technol, Sch Comp & Informat, Hefei 230009, Peoples R China

[2] Hefei Univ Technol, AnHui Prov Key Lab Affect Comp & Adv Intelligent, Hefei 230009, Peoples R China

[3] Univ Tokushima, Tokushima 7708506, Japan

来源：

2014 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT | 2014年

关键词：

LFSR reseeding; test data compression; low power test; test cube block; LFSR; DISSIPATION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

With the development of integrated circuit manufacturing technology, low power test has become a focus of concern during testing fields. This paper proposes a new low power BIST (built-in self test) scheme based on block encoding which first exploit a block re-encoding method to optimize the test cube, and then a low power test based on LFSR (linear feedback shift register) reseeding is applied. According to the compatibility of flag, the scheme proposes a grouping algorithm based on flag to divide and reorder the test cubes in the test cube set. Experimental results show that the scheme not only obtain better test compression ratio and test data storage, but also reduce the test power consumption effectively.

引用

页数：7

共 50 条

[1] New Test Compression Scheme Based on Low Power BIST
Tyszer, J.
Filipek, M.
Mrugalski, G.
Mukherjee, N.
Rajski, J.
2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,
[2] A low-power oscillation based LNA BIST scheme
da Silva, J. Machado
IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 268 - 272
[3] Low power/energy BIST scheme for datapaths
Univ of Piraeus, Greece
Proceedings of the IEEE VLSI Test Symposium, 2000, : 23 - 28
[4] A Novel BIST Scheme for Low Power Testing
Ye, Bo
Li, Tian-wang
PROCEEDINGS 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, (ICCSIT 2010), VOL 1, 2010, : 134 - 137
[5] A gated clock scheme for low power scan-based BIST
Bonhomme, Y
Girard, P
Guiller, L
Landrault, C
Pravossoudovitch, S
SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 87 - 89
[6] Dual-encoding BIST Design with Low Power Consumption Based on Clock Gating
Tan, Enmin
Liu, Jianjun
2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1334 - 1337
[7] Efficient scan-based BIST scheme for low power testing of VLSI chips
Shah, Malav
ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 376 - 381
[8] Simulated annealing algorithm applied in low power BIST scheme
Hu, Chen
Zhang, Zhe
Shi, Youhua
Yang, Jun
Shi, Longxing
Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2002, 32 (02): : 177 - 180
[9] Multi-seed-encoding BIST Design with Low Power Consumption Based on the Folding Counter
刘建军
潘学文
Journal of Measurement Science and Instrumentation, 2010, 1 (03) : 276 - 280
[10] Low power BIST based on scan partitioning
Lee, J
Touba, NA
DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 33 - 41

← 1 2 3 4 5 →