Improving test quality of scan-based BIST by scan chain partitioning

被引:0
|
作者
Xiang, D [1 ]
Chen, MJ [1 ]
Sun, JG [1 ]
Fujiwara, H [1 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test effectiveness of a test-per-scan BIST scheme is highly dependent on the length and the number of the scan chains. Fewer cycles arc adopted to capture test responses when the length of the scan chains increases. On the other hand, the number of test inputs should be increased when the number of the scan chains increases. Another important feature of the test-per-scan BIST scheme is that test responses of the circuit at the inputs of the scan flip-flops are unobservable during the shift cycles. A new scan architecture is proposed to make a scan-based circuit more observable. The scan chain is partitioned into multiple segments, according to which multiple capture cycles can be inserted to receive test responses during the shift cycles based on the test-per-scan test scheme. This scheme directly makes the circuit more observable and testable. Unlike other BIST schemes using multiple capture cycles after the shift cycles, our method inserts multiple capture cycles inside the shift cycles, but not after the shift cycles. Sufficient experimental results arc presented to demonstrate the effectiveness of the method.
引用
收藏
页码:12 / 17
页数:6
相关论文
共 50 条
  • [21] Diagnosis for scan-based BIST: Reaching deep into the signatures
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 102 - 109
  • [22] Using weighted scan enable signals to improve the effectiveness of scan-based BIST
    Xiang, D
    Chen, MJ
    Fujiwara, H
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 126 - 131
  • [23] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 159 - 170
  • [24] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 894 - 902
  • [25] Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure
    Sato, Yasuo
    Yamaguchi, Hisato
    Matsuzono, Makoto
    Kajihara, Seiji
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 54 - 59
  • [26] Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST
    Hua-Guo Liang
    Sybille Hellebrand
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2002, 18 : 159 - 170
  • [27] Constructive multi-phase test point insertion for scan-based BIST
    Tamarapalli, N
    Rajski, J
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 649 - 658
  • [28] Gate level fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 376 - 381
  • [29] On acceleration of lest points selection for scan-based BIST
    Nakao, M
    Hatayama, K
    Higashi, I
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (07): : 668 - 674
  • [30] SCAN-BASED TRANSITION TEST
    SAVIR, J
    PATIL, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (08) : 1232 - 1241