共 50 条
- [1] Implementation of a DC Compact Model for Double-Gate Tunnel-FET Based on 2D Calculations and Application in Circuit Simulation [J]. 2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 456 - 459
- [3] Physics-based device models for nanoscale double-gate MOSFETs [J]. 2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2004, : 73 - 79
- [7] Compact, physics-based modeling of nanoscale limits of double-gate MOSFETs [J]. NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 114 - 119
- [10] A physics-based model for LER-induced threshold voltage variations in double-gate MOSFET [J]. Journal of Computational Electronics, 2020, 19 : 622 - 630