共 50 条
- [1] Compact Modeling of Intrinsic Capacitances in Double-Gate Tunnel-FETs [J]. 2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 140 - 143
- [2] Improved Analytical Potential Modeling in Double-Gate Tunnel-FETs [J]. 2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 49 - 53
- [3] Analytical Drain Current Modeling of The Double-Gate Tunnel-FETs [J]. 2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020,
- [7] Compact, physics-based modeling of nanoscale limits of double-gate MOSFETs [J]. NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 114 - 119
- [8] Physics-Based Analytical Model of Nanowire Tunnel-FETs [J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 17 - 20