Low-temperature transport characteristics and quantum-confinement effects in gate-all-around Si-nanowire N-MOSFET

被引:33
|
作者
Rustagi, Subhash C. [1 ]
Singh, N. [1 ]
Lim, Y. F. [1 ]
Zhang, G. [1 ]
Wang, S. [1 ]
Lo, G. Q. [1 ]
Balasubramanian, N. [1 ]
Kwong, D.-L. [1 ]
机构
[1] Inst Microelect, Singapore 117865, Singapore
关键词
carrier transport; gate all around; low temperature; MOSFET; silicon nanowire (SiNW);
D O I
10.1109/LED.2007.904890
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Gate-all-around n-MOSFETs with Si-nanowire (similar to 7 nm) as the channel body are fabricated and characterized for their low-temperature behavior (similar to 5 K to 295 K). I-DS-V-GS characteristics at low V-DS (similar to 50 mV) exhibit a decrease in current with decreasing temperature in strong inversion up to about similar to 200 K. However, at high V-DS, drain current reverts to typical temperature behavior, i.e., I-DS increases with the reducing temperature due to the increase in phonon-limited mobility (mu(ph)). It is inferred that, at low VDS, the enhancement in mu(ph) at a reduced temperature could be possibly masked by the intersubband scattering on account of subband splitting due to quantum-confinement effects as indicated by subband calculations for nanowire structures.
引用
收藏
页码:909 / 912
页数:4
相关论文
共 50 条
  • [21] Threshold Voltage of Nanoscale Si Gate-all-around MOSFET: Short-channel, Quantum, and Volume Effects
    Sun, Min-Chul
    Kim, Hyun Woo
    Kim, Sang Wan
    Lee, Jung Han
    Kim, Hyungjin
    Park, Byung-Gook
    [J]. PROCEEDINGS OF THE 2013 IEEE 5TH INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2013, : 27 - 29
  • [22] Comparison of Temperature Dependent Carrier Transport in FinFET and Gate-All-Around Nanowire FET
    Kim, Soohyun
    Kim, Jungchun
    Jang, Doyoung
    Ritzenthaler, Romain
    Parvais, Bertrand
    Mitard, Jerome
    Mertens, Hans
    Chiarella, Thomas
    Horiguchi, Naoto
    Lee, Jae Woo
    [J]. APPLIED SCIENCES-BASEL, 2020, 10 (08):
  • [23] Low temperature single electron characteristics in gate-all-around MOSFETs
    Pott, Vincent
    Bouvet, Didier
    Boucart, Julien
    Tschuor, Lucas
    Moselund, Kirsten E.
    Ionescu, Adrian M.
    [J]. ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 427 - +
  • [24] Drain Current Characteristics of Ferroelectric Gate-All-Around Si Nanowire Transistors Based on Drift/Diffusion Transport Theory
    Ibata, Masakazu
    Ohmi, Shun-ichiro
    Ishiwara, Hiroshi
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (03)
  • [25] Si-nanowire CMOS inverter logic fabricated using gate-all-around (GAA) devices and top-down approach
    Buddharaju, K. D.
    Singh, N.
    Rustagi, S. C.
    Teo, Selin H. G.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    [J]. SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1312 - 1317
  • [26] Comparison of low-temperature electrical characteristics of gate-all-around nanowire FETs, Fin FETs and fully-depleted SOI FETs
    Tachi, Kiichi
    Barraud, Sylvain
    Kakushima, Kuniyuki
    Iwai, Hiroshi
    Cristoloveanu, Sorin
    Ernst, Thomas
    [J]. MICROELECTRONICS RELIABILITY, 2011, 51 (05) : 885 - 888
  • [27] Impurity scattering effects on transport through gate-all-around Si nanowires
    Oh, Jung Hyun
    Ahn, D.
    Hwang, S. W.
    Hwang, J. S.
    Son, M. H.
    [J]. PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2008, 40 (05): : 1526 - 1529
  • [28] Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
    Yang, Chen-Chen
    Chen, Yung-Chen
    Lin, Horng-Chih
    Chang, Ruey-Dar
    Li, Pei-Wen
    Huang, Tiao-Yuan
    [J]. 2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 64 - 65
  • [29] Gate-all-around buckled dual Si nanowire nMOSFETs on bulk Si for transport enhancement and digital logic
    Najmzadeh, M.
    Tsuchiya, Y.
    Bouvet, D.
    Grabinski, W.
    Ionescu, A. M.
    [J]. MICROELECTRONIC ENGINEERING, 2013, 110 : 278 - 281
  • [30] Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
    Gu, Jie
    Zhang, Qingzhu
    Wu, Zhenhua
    Yao, Jiaxin
    Zhang, Zhaohao
    Zhu, Xiaohui
    Wang, Guilei
    Li, Junjie
    Zhang, Yongkui
    Cai, Yuwei
    Xu, Renren
    Xu, Gaobo
    Xu, Qiuxia
    Yin, Huaxiang
    Luo, Jun
    Wang, Wenwu
    Ye, Tianchun
    [J]. NANOMATERIALS, 2021, 11 (02) : 1 - 11