Comparison of Temperature Dependent Carrier Transport in FinFET and Gate-All-Around Nanowire FET

被引:13
|
作者
Kim, Soohyun [1 ,2 ,3 ]
Kim, Jungchun [2 ,3 ]
Jang, Doyoung [1 ]
Ritzenthaler, Romain [1 ]
Parvais, Bertrand [1 ,4 ]
Mitard, Jerome [1 ]
Mertens, Hans [1 ]
Chiarella, Thomas [1 ]
Horiguchi, Naoto [1 ]
Lee, Jae Woo [2 ,3 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
[2] Korea Univ, ICT Convergence Technol Hlth & Safety, Sejong 2511, South Korea
[3] Korea Univ, Dept Elect & Informat Engn, Sejong 2511, South Korea
[4] Vrije Univ Brussels VUB, Dept ETRO, B-1050 Brussels, Belgium
来源
APPLIED SCIENCES-BASEL | 2020年 / 10卷 / 08期
基金
新加坡国家研究基金会;
关键词
GAA NW-FET; FinFET; temperature dependence; effective mobility; surface roughness scattering; MOBILITY; MOSFET; PERFORMANCE; TRANSISTOR; MECHANISMS; SUBSTRATE; DENSITY; MODEL;
D O I
10.3390/app10082979
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
The temperature dependent carrier transport characteristics of n-type gate-all-around nanowire field effect transistors (GAA NW-FET) on bulk silicon are experimentally compared to bulk fin field effect transistors (FinFET) over a wide range of temperatures (25-125 degrees C). A similar temperature dependence of threshold voltage (V-TH) and subthreshold swing (SS) is observed for both devices. However, effective mobility (mu(eff)) shows significant differences of temperature dependence between GAA NW-FET and FinFET at a high gate effective field. At weak N-inv (= 5 x 10(12) cm(2)/V.s), both GAA NW-FET and FinFET are mainly limited by phonon scattering in mu(eff). On the other hand, at strong N-inv (= 1.5 x 10(13) cm(2)/V.s), GAA NW-FET shows 10 times higher d mu(eff)/dT and 1.6 times smaller mobility degradation coefficient (alpha) than FinFET. GAA NW-FET is less limited by surface roughness scattering, but FinFET is relatively more limited by surface roughness scattering in carrier transport.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Impact of Gate Edge Roughness Variability on FinFET and Gate-All-Around Nanowire FET
    Espineira, G.
    Nagy, D.
    Indalecio, G.
    Garcia-Loureiro, A. J.
    Kalna, K.
    Seoane, N.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 510 - 513
  • [2] FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability
    Nagy, Daniel
    Indalecio, Guillermo
    Garcia-Loureiro, Antonio J.
    Elmessary, Muhammad A.
    Kalna, Karol
    Seoane, Natalia
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 332 - 340
  • [3] Random Dopant Fluctuation in Gate-All-Around Nanowire FET
    Tan, Cher Ming
    Chen, Xiangchen
    [J]. 2014 IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2014,
  • [4] Modeling and analysis of gate-all-around silicon nanowire FET
    Chen, Xiangchen
    Tan, Cher Ming
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1103 - 1108
  • [5] Metal Grain Granularity Study on a Gate-All-Around Nanowire FET
    Nagy, Daniel
    Indalecio, Guillermo
    Garcia-Loureiro, Antonio J.
    Elmessary, Muhammad A.
    Kalna, Karol
    Seoane, Natalia
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 5263 - 5269
  • [6] Diameter-Dependent Piezoresistive Sensing Performance of Junctionless Gate-All-Around Nanowire FET
    Rana, Vaibhav
    Ahmad, Gufran
    Ramesh, Akhil K.
    Das, Samaresh
    Singh, Pushpapraj
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2884 - 2889
  • [7] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    V. Bharath Sreenivasulu
    Vadthiya Narendar
    [J]. Silicon, 2022, 14 : 7461 - 7471
  • [8] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    [J]. SILICON, 2022, 14 (13) : 7461 - 7471
  • [9] GIDL analysis of the process variation effect in gate-all-around nanowire FET
    Kim, Shinkeun
    Seo, Youngsoo
    Lee, Jangkyu
    Kang, Myounggon
    Shin, Hyungcheol
    [J]. SOLID-STATE ELECTRONICS, 2018, 140 : 59 - 63
  • [10] Quantum Transport Simulations of the Zero Temperature Coefficient in Gate-all-around Nanowire pFETs
    Lee, Hyeongu
    Seo, Junbeom
    Shin, Mincheol
    [J]. 2019 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2019), 2019, : 117 - 120