Comparison of Temperature Dependent Carrier Transport in FinFET and Gate-All-Around Nanowire FET

被引:13
|
作者
Kim, Soohyun [1 ,2 ,3 ]
Kim, Jungchun [2 ,3 ]
Jang, Doyoung [1 ]
Ritzenthaler, Romain [1 ]
Parvais, Bertrand [1 ,4 ]
Mitard, Jerome [1 ]
Mertens, Hans [1 ]
Chiarella, Thomas [1 ]
Horiguchi, Naoto [1 ]
Lee, Jae Woo [2 ,3 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
[2] Korea Univ, ICT Convergence Technol Hlth & Safety, Sejong 2511, South Korea
[3] Korea Univ, Dept Elect & Informat Engn, Sejong 2511, South Korea
[4] Vrije Univ Brussels VUB, Dept ETRO, B-1050 Brussels, Belgium
来源
APPLIED SCIENCES-BASEL | 2020年 / 10卷 / 08期
基金
新加坡国家研究基金会;
关键词
GAA NW-FET; FinFET; temperature dependence; effective mobility; surface roughness scattering; MOBILITY; MOSFET; PERFORMANCE; TRANSISTOR; MECHANISMS; SUBSTRATE; DENSITY; MODEL;
D O I
10.3390/app10082979
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
The temperature dependent carrier transport characteristics of n-type gate-all-around nanowire field effect transistors (GAA NW-FET) on bulk silicon are experimentally compared to bulk fin field effect transistors (FinFET) over a wide range of temperatures (25-125 degrees C). A similar temperature dependence of threshold voltage (V-TH) and subthreshold swing (SS) is observed for both devices. However, effective mobility (mu(eff)) shows significant differences of temperature dependence between GAA NW-FET and FinFET at a high gate effective field. At weak N-inv (= 5 x 10(12) cm(2)/V.s), both GAA NW-FET and FinFET are mainly limited by phonon scattering in mu(eff). On the other hand, at strong N-inv (= 1.5 x 10(13) cm(2)/V.s), GAA NW-FET shows 10 times higher d mu(eff)/dT and 1.6 times smaller mobility degradation coefficient (alpha) than FinFET. GAA NW-FET is less limited by surface roughness scattering, but FinFET is relatively more limited by surface roughness scattering in carrier transport.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Implementation of Gate-All-Around Gate-Engineered Charge Plasma Nanowire FET-Based Common Source Amplifier
    Singh, Sarabdeep
    Solay, Leo Raj
    Anand, Sunny
    Kumar, Naveen
    Ranjan, Ravi
    Singh, Amandeep
    [J]. MICROMACHINES, 2023, 14 (07)
  • [42] Investigation of Low-Frequency Noise in Nonvolatile Memory Composed of a Gate-All-Around Junctionless Nanowire FET
    Jeong, Ui-Sik
    Kim, Choong-Ki
    Bae, Hagyoul
    Moon, Dong-Il
    Bang, Tewook
    Choi, Ji-Min
    Hur, Jae
    Choi, Yang-Kyu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 2210 - 2213
  • [43] Gate-All-Around In0.53Ga0.47As Junctionless Nanowire FET With Tapered Source/Drain Structure
    Goh, Kian-Hui
    Yadav, Sachin
    Low, Kain Lu
    Liang, Gengchiau
    Gong, Xiao
    Yeo, Yee-Chia
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1027 - 1033
  • [44] Characteristics According to Parameters of Line Edge Roughness in Ultra-Scaled Gate-All-Around Nanowire FET
    Son, Dokyun
    Ko, Kyul
    Woo, Changbeom
    Kang, Myounggon
    Shin, Hyungcheol
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (10) : 7179 - 7182
  • [45] Fabrication of normally-off GaN nanowire gate-all-around FET with top-down approach
    Im, Ki-Sik
    Won, Chul-Ho
    Vodapally, Sindhuri
    Caulmilone, Raphael
    Cristoloveanu, Sorin
    Kim, Yong-Tae
    Lee, Jung-Hee
    [J]. APPLIED PHYSICS LETTERS, 2016, 109 (14)
  • [46] Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
    Gu, Jie
    Zhang, Qingzhu
    Wu, Zhenhua
    Yao, Jiaxin
    Zhang, Zhaohao
    Zhu, Xiaohui
    Wang, Guilei
    Li, Junjie
    Zhang, Yongkui
    Cai, Yuwei
    Xu, Renren
    Xu, Gaobo
    Xu, Qiuxia
    Yin, Huaxiang
    Luo, Jun
    Wang, Wenwu
    Ye, Tianchun
    [J]. NANOMATERIALS, 2021, 11 (02) : 1 - 11
  • [47] A Vertically Stacked Nanosheet Gate-All-Around FET for Biosensing Application
    Li, Cong
    Liu, Feichen
    Han, Ru
    Zhuang, Yiqi
    [J]. IEEE ACCESS, 2021, 9 : 63602 - 63610
  • [48] Uniaxial Strain Effects on Electron Ballistic Transport in Gate-All-Around Silicon Nanowire MOSFETs
    Zhang, Lining
    Lou, Haijun
    He, Jin
    Chan, Mansun
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3829 - 3836
  • [49] Origin and Implications of Hot Carrier Degradation of Gate-all-around nanowire III-V MOSFETs
    Shin, SangHoon
    Wahab, Muhammad A.
    Masuduzzaman, Muhammad
    Si, Mengwei
    Gu, Jiangjiang
    Ye, P. D.
    Alam, Muhammad A.
    [J]. 2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [50] Time Evolution of DIBL in Gate-All-Around Nanowire MOSFETs During Hot-Carrier Stress
    Gupta, Anshul
    Gupta, Charu
    Veloso, Anabela
    Parvais, Bertrand
    Dixit, Abhisek
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (06) : 2641 - 2646