共 50 条
- [32] Short Channel Effects Suppression in a Dual-Gate Gate-All-Around Si Nanowire Junctionless nMOSFET [J]. 2016 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2016, : 538 - 541
- [39] vfTLP Characteristics of ESD Diodes in Bulk Si Gate-All-Around Vertically Stacked Horizontal Nanowire Technology [J]. 2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,