Extend force-directed scheduling for system-level synthesis in timeconstrained system-on-chip design

被引：0

作者：

Wu, Q ^{[1
]}

Bian, JA ^{[1
]}

Li, RF ^{[1
]}

Wang, YF ^{[1
]}

Wang, HL ^{[1
]}

Wang, W ^{[1
]}

Xie, W ^{[1
]}

机构：

[1] Hunan Univ, Coll Comp & Commun, Changsha 410082, Peoples R China

来源：

ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Scheduling time-constrained task graph to minimize resource requirement is a common and important problem in system-level synthesis (SLS) for system-on-chip (SoC) designs. Many algorithms have been proposed to address this issue. In this paper, an extended scheduling algorithm based on force-directed heuristic is presented, which adopts a notion of continuous time rather than a notion of discrete time in high-level synthesis (HLS). Polynomial arithmetic is employed to calculate the force function and its extremal points. Preliminary experimental results show the feasibility of the proposed algorithm.

引用

页码：174 / 180

页数：7

共 50 条

[11] Scheduling with resource allocation for system-level synthesis
Wu, Qiang
Bian, Ji-Nian
Xue, Hong-Xi
Ruan Jian Xue Bao/Journal of Software, 2007, 18 (02): : 220 - 228
[12] Survey on transaction level modeling for system-on-chip design
Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2007, 11 (1365-1372):
[13] System level modelling of reconfigurable FFT architecture for system-on-chip design
Ahmadinia, Ali
Ahmad, Balal
Arslan, Tughrul
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 169 - +
[14] DS3: A System-Level Domain-Specific System-on-Chip Simulation Framework
Arda, Samet E.
Krishnakumar, Anish
Goksoy, A. Alper
Kumbhare, Nirmal
Mack, Joshua
Sartor, Anderson L.
Akoglu, Ali
Marculescu, Radu
Ogras, Umit Y.
IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (08) : 1248 - 1262
[15] Preemptive system-on-chip test scheduling
Larsson, E
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 620 - 629
[16] Optimal system-on-chip test scheduling
Larsson, E
Fujiwara, H
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 306 - 311
[17] Graphael: A system for generalized force-directed layouts
Forrester, D
Kobourov, SG
Navabi, A
Wampler, K
Yee, GV
GRAPH DRAWING, 2004, 3383 : 454 - 464
[18] Design and integration: Chip- and system-level challenges
Bose, P
IEEE MICRO, 2003, 23 (03) : 5 - 5
[19] Extending Force-directed Scheduling with Explicit Parallel and Timed Constructs for High-level Synthesis
Sinha, Rohit
Patel, Hiren D.
2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 214 - 217
[20] Using UML activities for System-on-Chip design and synthesis
Schattkowsky, Tim
Hausmann, Jan Hendrik
Engels, Gregor
MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS, PROCEEDINGS, 2006, 4199 : 737 - 752

← 1 2 3 4 5 →