Design and integration: Chip- and system-level challenges

被引:0
|
作者
Bose, P
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:5 / 5
页数:1
相关论文
共 50 条
  • [1] Challenges in system-level design
    Wolf, W
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [2] Challenges in system-level design
    Wolf, W
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [3] Tool integration and interoperability challenges of a system-level design flow A case study
    Pimentel, Andy D.
    Stefanov, Todor
    Nikolov, Hristo
    Thompson, Mark
    Polstra, Simon
    Deprettere, E. F.
    [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2008, 5114 : 167 - +
  • [4] IP INTEGRATION: IS IT THE REAL SYSTEM-LEVEL DESIGN?
    Wilson, Ron
    [J]. EDN, 2010, 55 (15) : 34 - 40
  • [5] Heterogeneous System-Level Package Integration - Trends and Challenges
    Lee, Frank J. C.
    Wong, Mei
    Tzou, Jerry
    Yuan, Jonathan
    Chang, Daniel
    Rusu, Stefan
    [J]. 2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [6] Integration of reconfigurable hardware into system-level design
    Buchenrieder, K
    Nageldinger, U
    Pyttel, A
    Sedlmeier, A
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 987 - 996
  • [7] System-level simulation environment for system-on-chip design
    Darmstadt Univ of Technology, Darmstadt, Germany
    [J]. Proc Annu IEEE Int ASIC Conf Exhib, (58-62):
  • [8] A system-level simulation environment for system-on-chip design
    Schneider, T
    Mades, J
    Windisch, A
    Glesner, M
    Monjau, D
    Ecker, W
    [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 58 - 62
  • [9] SYSTEM-LEVEL DESIGN
    BOURBON, B
    [J]. COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
  • [10] ESD Interference at the Chip- and Board Level
    Koenig, Sven
    Glasser, Lars
    [J]. 2018 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL INTEGRITY AND POWER INTEGRITY (EMC, SI & PI), 2018,