共 50 条
- [1] Challenges in system-level design [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
- [2] Challenges in system-level design [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
- [3] Tool integration and interoperability challenges of a system-level design flow A case study [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2008, 5114 : 167 - +
- [5] Heterogeneous System-Level Package Integration - Trends and Challenges [J]. 2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
- [6] Integration of reconfigurable hardware into system-level design [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 987 - 996
- [7] System-level simulation environment for system-on-chip design [J]. Proc Annu IEEE Int ASIC Conf Exhib, (58-62):
- [8] A system-level simulation environment for system-on-chip design [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 58 - 62
- [10] ESD Interference at the Chip- and Board Level [J]. 2018 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL INTEGRITY AND POWER INTEGRITY (EMC, SI & PI), 2018,