Challenges in system-level design

被引:0
|
作者
Wolf, W [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper summarizes some of the challenges presented by very large integrated circuits. Today's embedded applications require not just complex algorithms but multi-tasking systems that perform several different types of operations on the data. Those applications are run on systems-on-chips that embody complex, heterogeneous architectures. Furthermore, systems-on-chips are connected into even larger systems. The large amounts of state in systems-on-chips, along with the interactions between traditional functionality and performance, mean that we must expand the scope of system design and verification activities. We still need to solve all the traditional design problems, but we must also develop new methodologies that allow us to design and verify the long-term behavior of the system.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [1] Challenges in system-level design
    Wolf, W
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [2] Design and integration: Chip- and system-level challenges
    Bose, P
    [J]. IEEE MICRO, 2003, 23 (03) : 5 - 5
  • [3] SYSTEM-LEVEL DESIGN
    BOURBON, B
    [J]. COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
  • [4] Challenges and Opportunities of System-Level Prognostics
    Kim, Seokgoo
    Choi, Joo-Ho
    Kim, Nam H.
    [J]. SENSORS, 2021, 21 (22)
  • [5] Aspects on system-level design
    Plantin, J
    Stoy, E
    [J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210
  • [6] Electrical Overstress (EOS): Challenges for Component and System-Level Co-design
    Voldman, Steven H.
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [7] Tool integration and interoperability challenges of a system-level design flow A case study
    Pimentel, Andy D.
    Stefanov, Todor
    Nikolov, Hristo
    Thompson, Mark
    Polstra, Simon
    Deprettere, E. F.
    [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2008, 5114 : 167 - +
  • [8] Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips
    Pop, Paul
    Maftei, Elena
    Madsen, Jan
    [J]. 2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 6 - 11
  • [9] Design complexity requires system-level design
    Moretti, G
    [J]. EDN, 2005, 50 (05) : 26 - +
  • [10] Challenges and Opportunities in System-Level Evaluation of Photonics
    Michelogiannakis, George
    Wilke, Jeremiah
    Teh, Min Yee
    Glick, Madeleine
    Shalf, John
    Bergman, Keren
    [J]. METRO AND DATA CENTER OPTICAL NETWORKS AND SHORT-REACH LINKS II, 2019, 10946