Challenges in system-level design

被引:0
|
作者
Wolf, W [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper summarizes some of the challenges presented by very large integrated circuits. Today's embedded applications require not just complex algorithms but multi-tasking systems that perform several different types of operations on the data. Those applications are run on systems-on-chips that embody complex, heterogeneous architectures. Furthermore, systems-on-chips are connected into even larger systems. The large amounts of state in systems-on-chips, along with the interactions between traditional functionality and performance, mean that we must expand the scope of system design and verification activities. We still need to solve all the traditional design problems, but we must also develop new methodologies that allow us to design and verify the long-term behavior of the system.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [41] ARCHITECTURAL MODELS ARE KEY TO SYSTEM-LEVEL DESIGN
    JAIN, PP
    [J]. ELECTRONIC DESIGN, 1991, 39 (06) : 57 - &
  • [42] Design languages vie for system-level dominance
    Maliniak, D
    [J]. ELECTRONIC DESIGN, 2001, 49 (20) : 53 - +
  • [43] A system-level perspective for efficient NoC design
    Kumar, Amit
    Agarwal, Niket
    Peh, Li-Shiuan
    Jha, Niraj K.
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2590 - 2594
  • [44] Models and Tradeoffs in WSN System-Level Design
    Campanoni, Simone
    Fornaciari, William
    [J]. 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 676 - 684
  • [45] System-level design language standard needed
    Berman, V
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (06): : 592 - 593
  • [46] Design for verification in system-level models and RTL
    Mathur, Anmol
    Krishnaswamy, Venkat
    [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 193 - 198
  • [47] PHOTONIC NOCS: SYSTEM-LEVEL DESIGN EXPLORATION
    Petracca, Michele
    Lee, Benjamin G.
    Bergman, Keren
    Carloni, Luca P.
    [J]. IEEE MICRO, 2009, 29 (04) : 74 - 84
  • [48] Formal system-level design space exploration
    Knorreck, Daniel
    Apvrille, Ludovic
    Pacalet, Renaud
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (02): : 250 - 264
  • [49] Is a unified methodology for system-level design possible?
    Sangiovanni-Vincentelli, Alberto
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (04): : 346 - 357
  • [50] A heuristic approach to system-level design problems
    Pulka, A.
    [J]. MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 189 - 194