Tool integration and interoperability challenges of a system-level design flow A case study

被引:0
|
作者
Pimentel, Andy D. [1 ]
Stefanov, Todor [2 ]
Nikolov, Hristo [2 ]
Thompson, Mark [1 ]
Polstra, Simon [1 ]
Deprettere, E. F. [2 ]
机构
[1] Univ Amsterdam, Inst Informat, Comp Syst Architecture Grp, NL-1012 WX Amsterdam, Netherlands
[2] Leiden Univ, Leiden Embedded Res Ctr, NL-2300 RA Leiden, Netherlands
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Daedalus is a system-level design flow for the design of multiprocessor system-on-chip (MP-SoC) based embedded multimedia systems. It offers a fully integrated tool-flow in which design exploration, system-level synthesis, application mapping, and system prototyping of MP-SoC architectures are highly automated. In this paper, we describe Daedalus from a software perspective, explaining its supporting software infrastructure and the way the various tools interoperate. Moreover, we discuss the lack of support for achieving tool interoperability that we have encountered during the development of Daedalus, and present several ideas of future research directions to address this issue. More specifically, we argue that a so-called Common Design Flow Infrastructure (CDFI) for system-level design flows is needed to improve and stimulate research and development in the area of system-level design methodology.
引用
收藏
页码:167 / +
页数:3
相关论文
共 50 条
  • [1] Design and integration: Chip- and system-level challenges
    Bose, P
    [J]. IEEE MICRO, 2003, 23 (03) : 5 - 5
  • [2] Challenges in system-level design
    Wolf, W
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [3] Challenges in system-level design
    Wolf, W
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [4] Experiment on a system-level design tool
    Ruder, Joshua Austin
    Sobek, Durward Kenneth, II
    [J]. JOURNAL OF ENGINEERING DESIGN, 2007, 18 (04) : 327 - 342
  • [5] IP INTEGRATION: IS IT THE REAL SYSTEM-LEVEL DESIGN?
    Wilson, Ron
    [J]. EDN, 2010, 55 (15) : 34 - 40
  • [6] Heterogeneous System-Level Package Integration - Trends and Challenges
    Lee, Frank J. C.
    Wong, Mei
    Tzou, Jerry
    Yuan, Jonathan
    Chang, Daniel
    Rusu, Stefan
    [J]. 2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [7] Integration of reconfigurable hardware into system-level design
    Buchenrieder, K
    Nageldinger, U
    Pyttel, A
    Sedlmeier, A
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 987 - 996
  • [8] HOW TO SPOT A SYSTEM-LEVEL DESIGN TOOL
    PRANG, J
    [J]. ELECTRONIC DESIGN, 1993, 41 (25) : 66 - 67
  • [9] SYSTEM-LEVEL SPECIFICATION AND DESIGN USING VHDL A CASE-STUDY
    ECKER, W
    MARZ, S
    [J]. COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 505 - 522
  • [10] Embedded software development in a system-level design flow
    Schirner, Gunar
    Sachdeva, Gautam
    Gerstlauer, Andreas
    Domer, Rainer
    [J]. EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 289 - +