Tool integration and interoperability challenges of a system-level design flow A case study

被引：0

作者：

Pimentel, Andy D. ^{[1
]}

Stefanov, Todor ^{[2
]}

Nikolov, Hristo ^{[2
]}

Thompson, Mark ^{[1
]}

Polstra, Simon ^{[1
]}

Deprettere, E. F. ^{[2
]}

机构：

[1] Univ Amsterdam, Inst Informat, Comp Syst Architecture Grp, NL-1012 WX Amsterdam, Netherlands

[2] Leiden Univ, Leiden Embedded Res Ctr, NL-2300 RA Leiden, Netherlands

来源：

EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS | 2008年 / 5114卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Daedalus is a system-level design flow for the design of multiprocessor system-on-chip (MP-SoC) based embedded multimedia systems. It offers a fully integrated tool-flow in which design exploration, system-level synthesis, application mapping, and system prototyping of MP-SoC architectures are highly automated. In this paper, we describe Daedalus from a software perspective, explaining its supporting software infrastructure and the way the various tools interoperate. Moreover, we discuss the lack of support for achieving tool interoperability that we have encountered during the development of Daedalus, and present several ideas of future research directions to address this issue. More specifically, we argue that a so-called Common Design Flow Infrastructure (CDFI) for system-level design flows is needed to improve and stimulate research and development in the area of system-level design methodology.

引用

页码：167 / +

页数：3

共 50 条

[31] Challenges and Opportunities in System-Level Evaluation of Photonics
Michelogiannakis, George
Wilke, Jeremiah
Teh, Min Yee
Glick, Madeleine
Shalf, John
Bergman, Keren
[J]. METRO AND DATA CENTER OPTICAL NETWORKS AND SHORT-REACH LINKS II, 2019, 10946
[32] System-Level Test: State of the Art and Challenges
Appello, D.
Chen, H. H.
Sauer, M.
Polian, I
Bernardi, P.
Reorda, M. Sonza
[J]. 2021 IEEE 27TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2021,
[33] Boundary Scan as a System-Level Diagnostic Tool
Ungar, Louis Y.
[J]. 2012 IEEE AUTOTESTCON PROCEEDINGS, 2012, : 34 - 38
[34] Boundary Scan as a System-Level Diagnostic Tool
Ungar, Louis Y.
[J]. IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2013, 16 (04) : 8 - 15
[35] INTEGRATION OF SYSTEM-LEVEL DESIGN AND ANALYSIS MODELS OF MECHATRONIC SYSTEM BEHAVIOR BASED ON SYSML AND SIMSCAPE
Cao, Yue
Liu, Yusheng
Paredis, Christiaan J. J.
[J]. PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, DETC 2010, VOL 3, A AND B, 2010, : 1099 - 1108
[36] System-level microwave design projects
Jensen, MA
Selfridge, RH
Warnick, KF
[J]. IEEE ANTENNAS AND PROPAGATION MAGAZINE, 2001, 43 (05) : 138 - 142
[37] Timing issues in system-level design
Dasdan, A
Gupta, RK
[J]. IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '98 - SYSTEM LEVEL DESIGN, PROCEEDINGS, 1998, : 124 - 129
[38] Communication Modeling for System-Level Design
Kahng, Andrew B.
Samadi, Kambiz
[J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
[39] The SystemJ approach to system-level design
Gruian, Flavius
Roop, Partha
Salcic, Zoran
Radojevic, Ivan
[J]. FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2006, : 149 - +
[40] System-level design made easy
不详
[J]. IEE REVIEW, 1998, 44 (04): : 146 - 146

← 1 2 3 4 5 →