Tool integration and interoperability challenges of a system-level design flow A case study

被引：0

作者：

Pimentel, Andy D. ^{[1
]}

Stefanov, Todor ^{[2
]}

Nikolov, Hristo ^{[2
]}

Thompson, Mark ^{[1
]}

Polstra, Simon ^{[1
]}

Deprettere, E. F. ^{[2
]}

机构：

[1] Univ Amsterdam, Inst Informat, Comp Syst Architecture Grp, NL-1012 WX Amsterdam, Netherlands

[2] Leiden Univ, Leiden Embedded Res Ctr, NL-2300 RA Leiden, Netherlands

来源：

EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS | 2008年 / 5114卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Daedalus is a system-level design flow for the design of multiprocessor system-on-chip (MP-SoC) based embedded multimedia systems. It offers a fully integrated tool-flow in which design exploration, system-level synthesis, application mapping, and system prototyping of MP-SoC architectures are highly automated. In this paper, we describe Daedalus from a software perspective, explaining its supporting software infrastructure and the way the various tools interoperate. Moreover, we discuss the lack of support for achieving tool interoperability that we have encountered during the development of Daedalus, and present several ideas of future research directions to address this issue. More specifically, we argue that a so-called Common Design Flow Infrastructure (CDFI) for system-level design flows is needed to improve and stimulate research and development in the area of system-level design methodology.

引用

页码：167 / +

页数：3

共 50 条

[21] No wait for system-level design
IET Electron. Syst. Softw., 2006, 6 (02):
[22] SYSTEM-LEVEL POWER - CHOOSING THE RIGHT LEVEL OF INTEGRATION
GOLDBERG, L
ELECTRONIC PRODUCTS MAGAZINE, 1995, 37 (10): : 53 - 54
[23] System-level power: choosing the right level of integration
Goldberg, Larry
Electronic Products (Garden City, New York), 1995, 37 (10): : 53 - 54
[24] Accelerating System-Level Design Tasks using Commodity Graphics Hardware: A Case Study
Bordoloi, Unmesh D.
Chakraborty, Samarjit
22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 465 - 470
[25] Integration of System-Level IP Cores in Object-Oriented Design Methodologies
Namin, Shoaleh Hashemi
Hessabi, Shaahin
ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 106 - 114
[26] System-level model integration of design and simulation for mechatronic systems based on SysML
Cao, Yue
Liu, Yusheng
Paredis, Christiaan J. J.
MECHATRONICS, 2011, 21 (06) : 1063 - 1075
[27] Application of system-level design flow to CWUSB MAC architecture enhancement
Kim, Hyun Suk
Lee, Junseo
Oh, Seunghwan
Park, Jaehyun
Cho, Sunggoo
Jeong, Gibong
Kim, Yongseok
Hiroshi, Myauchi
Jeong, Bubcheol
2008 IEEE RADIO AND WIRELESS SYMPOSIUM, VOLS 1 AND 2, 2008, : 247 - 250
[28] System-level design flow based on a functional reference for HW and SW
Tibboel, Walter
Reyes, Victor
Klompstra, Martin
Alders, Dennis
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 23 - +
[29] Electrical Overstress (EOS): Challenges for Component and System-Level Co-design
Voldman, Steven H.
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[30] Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips
Pop, Paul
Maftei, Elena
Madsen, Jan
2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 6 - 11

← 1 2 3 4 5 →