Extend force-directed scheduling for system-level synthesis in timeconstrained system-on-chip design

被引：0

作者：

Wu, Q ^{[1
]}

Bian, JA ^{[1
]}

Li, RF ^{[1
]}

Wang, YF ^{[1
]}

Wang, HL ^{[1
]}

Wang, W ^{[1
]}

Xie, W ^{[1
]}

机构：

[1] Hunan Univ, Coll Comp & Commun, Changsha 410082, Peoples R China

来源：

ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Scheduling time-constrained task graph to minimize resource requirement is a common and important problem in system-level synthesis (SLS) for system-on-chip (SoC) designs. Many algorithms have been proposed to address this issue. In this paper, an extended scheduling algorithm based on force-directed heuristic is presented, which adopts a notion of continuous time rather than a notion of discrete time in high-level synthesis (HLS). Polynomial arithmetic is employed to calculate the force function and its extremal points. Preliminary experimental results show the feasibility of the proposed algorithm.

引用

页码：174 / 180

页数：7

共 50 条

[41] Autonomous learning design in System-on-chip
Zhou, Yimin
Krundel, Ludovic
Mulvaney, David
Chouliaras, Vassilios
Xu, Guoqing
Fu, Guoqiang
2013 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS (ROBIO), 2013, : 1054 - 1059
[42] System-on-chip design with dataflow architecture
Wu, BF
Peng, CL
PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2, 2004, : 712 - 716
[43] Reliable and efficient system-on-chip design
Shanbhag, NR
COMPUTER, 2004, 37 (03) : 42 - +
[44] Interconnection generation for system-on-chip design
Winter, Markus
Fettweis, Gerhard
2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 91 - +
[45] Configurable and flexible System-on-Chip design
Hu, Hua
Wang, Luke
Xing, Jianguo
DCABES 2006 PROCEEDINGS, VOLS 1 AND 2, 2006, : 1214 - 1218
[46] Reliability tests for system-on-chip design
Firtat, B
Enoiu, C
Delovsky, G
2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 471 - 474
[47] An approach to the design of optimal test scheduling for system-on-chip based on genetic algorithm
Sakthivel, P.
Narayanasamy, P.
INNOVATIONS AND ADVANCED TECHNIQUES IN COMPUTER AND INFORMATION SCIENCES AND ENGINEERING, 2007, : 25 - +
[48] A Force-Directed Scheduling based architecture generation algorithm and design tool for FPGAs
Areno, Matthew
Eames, Brandon
Templin, Joshua
JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (2-3) : 124 - 135
[49] Interface circuit synthesis of system-on-chip
Kao, Chi-Chou
INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (07) : 957 - 970
[50] A scheduling framework for system-level estimation
Le Moullec, Y
Diguet, JP
Philippe, JL
ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 277 - 280

← 1 2 3 4 5 →