Extend force-directed scheduling for system-level synthesis in timeconstrained system-on-chip design

被引：0

作者：

Wu, Q ^{[1
]}

Bian, JA ^{[1
]}

Li, RF ^{[1
]}

Wang, YF ^{[1
]}

Wang, HL ^{[1
]}

Wang, W ^{[1
]}

Xie, W ^{[1
]}

机构：

[1] Hunan Univ, Coll Comp & Commun, Changsha 410082, Peoples R China

来源：

ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Scheduling time-constrained task graph to minimize resource requirement is a common and important problem in system-level synthesis (SLS) for system-on-chip (SoC) designs. Many algorithms have been proposed to address this issue. In this paper, an extended scheduling algorithm based on force-directed heuristic is presented, which adopts a notion of continuous time rather than a notion of discrete time in high-level synthesis (HLS). Polynomial arithmetic is employed to calculate the force function and its extremal points. Preliminary experimental results show the feasibility of the proposed algorithm.

引用

页码：174 / 180

页数：7

共 50 条

[21] System-on-Chip Design and Implementation
Brackenbury, Linda E. M.
Plana, Luis A.
Pepper, Jeffrey
IEEE TRANSACTIONS ON EDUCATION, 2010, 53 (02) : 272 - 281
[22] Gamification of System-on-Chip Design
Hamalainen, Timo D.
Salminen, Erno
2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
[23] High level system-on-chip design using UML and SystemC
Correa, Blanca Alicia
Eusse, Juan Fernando
Munera, Danny
Aedo, Jose Edinson
Velez, Juan Fernando
CERMA 2007: ELECTRONICS, ROBOTICS AND AUTOMOTIVE MECHANICS CONFERENCE, PROCEEDINGS, 2007, : 740 - 745
[24] System-on-Chip (SOC) Design for CNC System
Chen, Youdong
Wei, Hongxing
Sun, Kai
Wang, Tianmiao
Zou, Yong
ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 685 - +
[25] A framework for high-level synthesis of system-on-chip designs
Stine, JE
Grad, J
Castellanos, I
Blank, J
Dave, V
Prakash, M
Iliev, N
Jachimiec, N
2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 67 - 68
[26] A note on system-on-chip test scheduling formulation
Koranne, S
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (03): : 309 - 313
[27] A Note on System-on-Chip Test Scheduling Formulation
Sandeep Koranne
Journal of Electronic Testing, 2004, 20 : 309 - 313
[28] CODESL: A Framework for System-level Modelling, Co-simulation and Design-Space Exploration of Embedded Systems based on System-on-Chip
Hau, Y. W.
Khalil-Hani, Mohamed
Marsono, M. N.
UKSIM-AMSS FIRST INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, MODELLING AND SIMULATION, 2010, : 122 - 127
[29] System Level Modeling of Dynamic Reconfigurable System-on-Chip
Suvorova, Elena
Matveeva, Nadezhda
Rabin, Alexey
Rozanov, Valentin
PROCEEDINGS OF THE 17TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2015, : 222 - 229
[30] SYSTEM-LEVEL DESIGN
BOURBON, B
COMPUTER DESIGN, 1990, 29 (23): : 19 - 21

← 1 2 3 4 5 →