HySim: Hybrid fault simulation for synchronous sequential circuits

被引:0
|
作者
Kim, K [1 ]
Saluja, KK [1 ]
机构
[1] UNIV WISCONSIN,DEPT ELECT & COMP ENGN,MADISON,WI 53706
关键词
dynamic memory usage; converged fault detection; fault descriptor; fault simulation; hybrid fault simulation; HySim; synchronous sequential circuits;
D O I
10.1155/1996/72136
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper identifies the inefficiencies of the critical processes in concurrent fault simulation and proposes methods to remove such inefficiencies in a systematic manner. Also, proposed are dynamic memory usage reduction strategies for concurrent fault simulators. Through extensive step-by-step experimentation, we verified the effectiveness of the proposed methods for performance improvement and identified best memory management strategy for dynamic memory usage reduction. A simulator, HySim, based on the proposed methods is implemented and shown to outperform the existing fault simulators and achieve dramatic memory usage reduction. The HySim maintains fault lists which are subsets of that of a conventional concurrent fault simulator, which yields shorter fault list processing time and reduced dynamic memory usage. It also employs Release-and-Reconstruct method for fault list construction, where any fault list identified to be useless is released immediately. The experimental results show that Release-and-Reconstruct method is very effective in dynamic memory usage reduction.
引用
收藏
页码:181 / 197
页数:17
相关论文
共 50 条
  • [1] Hybrid Fault Simulation for Synchronous Sequential Circuits
    Bernd Becker
    Martin Keim
    Rolf Krieger
    [J]. Journal of Electronic Testing, 1999, 15 : 219 - 238
  • [2] Hybrid fault simulation for synchronous sequential circuits
    Becker, B
    Keim, M
    Krieger, R
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (03): : 219 - 238
  • [3] Diagnostic fault simulation for synchronous sequential circuits
    Chen, SC
    Jou, JM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) : 299 - 308
  • [4] ON FAULT SIMULATION FOR SYNCHRONOUS SEQUENTIAL-CIRCUITS
    POMERANZ, I
    REDDY, SH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) : 335 - 340
  • [5] Serial diagnostic fault simulation for synchronous sequential circuits
    Chen, SC
    Jou, JM
    [J]. INTEGRATION-THE VLSI JOURNAL, 1997, 23 (02) : 157 - 170
  • [6] Parallel sequence fault simulation for synchronous sequential circuits
    Kung, CP
    Lin, CS
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 267 - 277
  • [7] Fault simulation method for crosstalk faults in synchronous sequential circuits
    Itazaki, N
    Idomoto, Y
    Kinoshita, K
    [J]. PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, 1996, : 38 - 43
  • [8] A fault simulation method for crosstalk faults in synchronous sequential circuits
    Itazaki, N
    Idomoto, Y
    Kinoshita, K
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (01) : 38 - 43
  • [9] A fault simulation based test pattern generator for synchronous sequential circuits
    Guo, RF
    Pomeranz, I
    Reddy, SM
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 260 - 267
  • [10] On improving a fault simulation based test generator for synchronous sequential circuits
    Guo, RF
    Reddy, SM
    Pomeranz, I
    [J]. 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 82 - 87