On improving a fault simulation based test generator for synchronous sequential circuits

被引：4
|
作者：
Guo, RF [1 ]
Reddy, SM [1 ]
Pomeranz, I [1 ]
机构：
[1] Intel Corp, Hillsboro, OR 97124 USA
来源：
10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/ATS.2001.990264
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We propose several techniques to improve a simulation based test pattern generation procedure for sequential circuits. The effectiveness of the proposed techniques is demonstrated through experimental results on a large set of benchmark circuits.
引用
收藏
页码：82 / 87
页数：6
相关论文
共 50 条
  • [1] A fault simulation based test pattern generator for synchronous sequential circuits
    Guo, RF
    Pomeranz, I
    Reddy, SM
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 260 - 267
  • [2] Diagnostic fault simulation for synchronous sequential circuits
    Chen, SC
    Jou, JM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) : 299 - 308
  • [3] Hybrid Fault Simulation for Synchronous Sequential Circuits
    Bernd Becker
    Martin Keim
    Rolf Krieger
    [J]. Journal of Electronic Testing, 1999, 15 : 219 - 238
  • [4] ON FAULT SIMULATION FOR SYNCHRONOUS SEQUENTIAL-CIRCUITS
    POMERANZ, I
    REDDY, SH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) : 335 - 340
  • [5] Hybrid fault simulation for synchronous sequential circuits
    Becker, B
    Keim, M
    Krieger, R
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (03): : 219 - 238
  • [6] PROPTEST: A property-based test generator for synchronous sequential circuits
    Guo, RF
    Reddy, SM
    Pomeranz, I
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (08) : 1080 - 1091
  • [7] BART: A bridging fault test generator for sequential circuits
    Cusey, JP
    Patel, JH
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 838 - 847
  • [8] Parallel sequence fault simulation for synchronous sequential circuits
    Kung, CP
    Lin, CS
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 267 - 277
  • [9] Serial diagnostic fault simulation for synchronous sequential circuits
    Chen, SC
    Jou, JM
    [J]. INTEGRATION-THE VLSI JOURNAL, 1997, 23 (02) : 157 - 170
  • [10] HySim: Hybrid fault simulation for synchronous sequential circuits
    Kim, K
    Saluja, KK
    [J]. VLSI DESIGN, 1996, 4 (03) : 181 - 197
12345