Fault simulation method for crosstalk faults in synchronous sequential circuits

被引：15
|
作者：
Itazaki, N [1 ]
Idomoto, Y [1 ]
Kinoshita, K [1 ]
机构：
[1] OSAKA UNIV,FAC ENGN,DEPT APPL PHYS,SUITA,OSAKA 565,JAPAN
来源：
PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING | 1996年
关键词：
D O I：
10.1109/FTCS.1996.534592
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：38 / 43
页数：6
相关论文
共 50 条
  • [1] A fault simulation method for crosstalk faults in synchronous sequential circuits
    Itazaki, N
    Idomoto, Y
    Kinoshita, K
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (01) : 38 - 43
  • [2] A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits
    Takahashi, H
    Keller, KJ
    Le, KT
    Saluja, KK
    Takamatsu, Y
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 252 - 263
  • [3] A concurrent fault simulation for crosstalk faults in sequential circuits
    Phadoongsidhi, M
    Le, KT
    Saluja, KK
    [J]. PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 182 - 187
  • [4] Diagnosing crosstalk faults in sequential circuits using fault simulation
    Takahashi, H
    Phadoongsidhi, M
    Higami, Y
    Saluja, KK
    Takamatsu, Y
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (10): : 1515 - 1525
  • [5] An algorithmic test generation method for crosstalk faults in synchronous sequential circuits
    Itazaki, N
    Matsumoto, Y
    Kinoshita, K
    [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 22 - 27
  • [6] On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits
    Keller, KJ
    Takahashi, H
    Saluja, KK
    Takamatsu, Y
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 568 - 577
  • [7] Hybrid fault simulation for synchronous sequential circuits
    Becker, Bernd
    Keim, Martin
    Krieger, Rolf
    [J]. Journal of Electronic Testing: Theory and Applications (JETTA), 1999, 15 (03): : 219 - 238
  • [8] Diagnostic fault simulation for synchronous sequential circuits
    Chen, SC
    Jou, JM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) : 299 - 308
  • [9] Hybrid Fault Simulation for Synchronous Sequential Circuits
    Bernd Becker
    Martin Keim
    Rolf Krieger
    [J]. Journal of Electronic Testing, 1999, 15 : 219 - 238
  • [10] Hybrid fault simulation for synchronous sequential circuits
    Becker, B
    Keim, M
    Krieger, R
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (03): : 219 - 238
12345