HySim: Hybrid fault simulation for synchronous sequential circuits

被引:0
|
作者
Kim, K [1 ]
Saluja, KK [1 ]
机构
[1] UNIV WISCONSIN,DEPT ELECT & COMP ENGN,MADISON,WI 53706
关键词
dynamic memory usage; converged fault detection; fault descriptor; fault simulation; hybrid fault simulation; HySim; synchronous sequential circuits;
D O I
10.1155/1996/72136
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper identifies the inefficiencies of the critical processes in concurrent fault simulation and proposes methods to remove such inefficiencies in a systematic manner. Also, proposed are dynamic memory usage reduction strategies for concurrent fault simulators. Through extensive step-by-step experimentation, we verified the effectiveness of the proposed methods for performance improvement and identified best memory management strategy for dynamic memory usage reduction. A simulator, HySim, based on the proposed methods is implemented and shown to outperform the existing fault simulators and achieve dramatic memory usage reduction. The HySim maintains fault lists which are subsets of that of a conventional concurrent fault simulator, which yields shorter fault list processing time and reduced dynamic memory usage. It also employs Release-and-Reconstruct method for fault list construction, where any fault list identified to be useless is released immediately. The experimental results show that Release-and-Reconstruct method is very effective in dynamic memory usage reduction.
引用
收藏
页码:181 / 197
页数:17
相关论文
共 50 条
  • [41] Survivable synchronous sequential circuits design
    Matrosova, A
    Andreeva, V
    [J]. BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136
  • [42] FEEDBACK IN SYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS
    FRIEDMAN, AD
    [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (03): : 354 - +
  • [43] On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits
    Keller, KJ
    Takahashi, H
    Saluja, KK
    Takamatsu, Y
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 568 - 577
  • [44] Double-Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (03) : 426 - 432
  • [45] EVALUATION OF A FAN OUT STEM BASED FAULT SIMULATION IN SEQUENTIAL-CIRCUITS
    HILL, FJ
    ABUELYAMAN, ES
    [J]. MATHEMATICAL AND COMPUTER MODELLING, 1990, 14 : 365 - 371
  • [46] Delay Fault Diagnosis in Sequential Circuits
    Benabboud, Y.
    Bosio, A.
    Dilillo, L.
    Girard, P.
    Pravossoudovitch, S.
    Virazel, A.
    Riewer, O.
    [J]. 2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 355 - +
  • [47] On potential fault detection in sequential circuits
    Rudnick, EM
    Patel, JH
    Pomeranz, I
    [J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 142 - 149
  • [48] FAULT DETECTING EXPERIMENTS FOR SEQUENTIAL CIRCUITS
    KOHAVI, Z
    [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (04): : 667 - +
  • [49] DESIGN OF DIAGNOSTIC TESTS FOR SYNCHRONOUS SEQUENTIAL CIRCUITS
    TYURIN, AV
    [J]. AUTOMATION AND REMOTE CONTROL, 1974, 35 (07) : 1132 - 1140
  • [50] RECONVERGENCE PHENOMENON IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
    NANDA, NK
    BENNETTS, RG
    [J]. ELECTRONICS LETTERS, 1980, 16 (08) : 303 - 304