Fast C-testable array multipliers

被引:4
|
作者
Gizopoulos, D [1 ]
Nikolos, D [1 ]
Paschalis, A [1 ]
机构
[1] UNIV PATRAS,DEPT COMP ENGN & INFORMAT,GR-26500 PATRAI,GREECE
关键词
D O I
10.1080/002072196137192
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many C-testable designs of parallel array multipliers have been presented in the open literature in the last few years. All these designs use slow ripple-carry addition at the last stage of the multiplier to form the final product. However, practical multiplier implementations use fast adders (like carry lookahead adders) at the last stage to speed up the multiplication process. In this paper, C-testable M x N carry-save array multipliers with carry lookahead adders in the last stage are presented. Depending on the use of the standard CLA adder block or a new modified CLA adder block, the test sets for the proposed C-testable multipliers consist of 34 and 30 vectors, respectively, while the number of required extra primary inputs is only one in both cases. A graph-based method is introduced to apply the required test vectors to the final CLA adder. Both the hardware and delay overhead of our C-testable designs are very small and decrease with increasing operand lengths.
引用
收藏
页码:561 / 582
页数:22
相关论文
共 50 条
  • [41] Design of a fast, easily testable ALU
    Blanton, RD
    Hayes, JP
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 9 - 16
  • [42] Design of online testable fast divider
    Nagamani, A. N.
    Supreetha, N. J.
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMMUNICATION, CONTROL, SIGNAL PROCESSING AND COMPUTING APPLICATIONS (IEEE-C2SPCA-2013), 2013,
  • [43] A SCAN-TESTABLE 6000 GATE ARRAY
    BERENDTS, PAB
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1986, 33 (04) : 377 - 387
  • [44] PARALLEL ENCRYPTED ARRAY MULTIPLIERS
    VASSILIADIS, S
    PUTRINO, M
    SCHWARZ, EM
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1988, 32 (04) : 536 - 551
  • [45] Indicating asynchronous array multipliers
    Balasubramanian, P.
    Maskell, D.L.
    International Journal of Circuits, Systems and Signal Processing, 2019, 13 : 464 - 471
  • [46] BERGER CHECK PREDICTION FOR ARRAY MULTIPLIERS AND ARRAY DIVIDERS
    LO, JC
    THANAWASTIEN, S
    RAO, TRN
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (07) : 892 - 896
  • [47] Easily testable implementation for bit parallel multipliers in GF (2m)
    Rahaman, H.
    Mathew, J.
    Jabir, A. M.
    Pradhan, D. K.
    HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 48 - +
  • [48] On the design of fast, easily testable ALU's
    Blanton, RD
    Hayes, JP
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 220 - 223
  • [49] FAST CONVOLUTION IN DIGITAL MULTIPLIERS
    LILEIN, AL
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1991, 34 (05): : 85 - 87
  • [50] Interconnection effects in fast multipliers
    Univ of Texas at Austin, Austin, United States
    Conf Rec Asilomar Conf Signals Syst Comput, (1224-1227):