共 50 条
- [31] A C-TESTABLE PARALLEL MULTIPLIER USING DIFFERENTIAL CASCODE VOLTAGE SWITCH (DCVS) LOGIC VLSI 93, 1994, 42 : 133 - 142
- [32] A LOW COMPLEXITY APPROACH FOR FAULT-DETECTION IN C-TESTABLE ORTHOGONAL VLSI ARRAYS MICROPROCESSING AND MICROPROGRAMMING, 1988, 22 (04): : 277 - 299
- [33] Robustly testable array multipliers under Realistic Sequential Cell Fault Model 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 152 - 157
- [34] A Testable Realization for Decimal Multipliers 2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 248 - 253
- [35] C-testable one-dimensional ILAs with respect to path delay faults: Theory and applications 1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 155 - 163
- [36] DESIGN AND TEST-GENERATION OF C-TESTABLE HIGH-SPEED CARRY-FREE DIVIDERS IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (03): : 193 - 200