Fast C-testable array multipliers

被引:4
|
作者
Gizopoulos, D [1 ]
Nikolos, D [1 ]
Paschalis, A [1 ]
机构
[1] UNIV PATRAS,DEPT COMP ENGN & INFORMAT,GR-26500 PATRAI,GREECE
关键词
D O I
10.1080/002072196137192
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many C-testable designs of parallel array multipliers have been presented in the open literature in the last few years. All these designs use slow ripple-carry addition at the last stage of the multiplier to form the final product. However, practical multiplier implementations use fast adders (like carry lookahead adders) at the last stage to speed up the multiplication process. In this paper, C-testable M x N carry-save array multipliers with carry lookahead adders in the last stage are presented. Depending on the use of the standard CLA adder block or a new modified CLA adder block, the test sets for the proposed C-testable multipliers consist of 34 and 30 vectors, respectively, while the number of required extra primary inputs is only one in both cases. A graph-based method is introduced to apply the required test vectors to the final CLA adder. Both the hardware and delay overhead of our C-testable designs are very small and decrease with increasing operand lengths.
引用
收藏
页码:561 / 582
页数:22
相关论文
共 50 条
  • [31] A C-TESTABLE PARALLEL MULTIPLIER USING DIFFERENTIAL CASCODE VOLTAGE SWITCH (DCVS) LOGIC
    WALLER, WAJ
    AZIZ, SM
    VLSI 93, 1994, 42 : 133 - 142
  • [32] A LOW COMPLEXITY APPROACH FOR FAULT-DETECTION IN C-TESTABLE ORTHOGONAL VLSI ARRAYS
    HUANG, WK
    LOMBARDI, F
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 22 (04): : 277 - 299
  • [33] Robustly testable array multipliers under Realistic Sequential Cell Fault Model
    Psarakis, M
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 152 - 157
  • [34] A Testable Realization for Decimal Multipliers
    Hirayama, Takashi
    Nishitani, Yasuaki
    Kitamura, Seiji
    2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 248 - 253
  • [35] C-testable one-dimensional ILAs with respect to path delay faults: Theory and applications
    Haniotakis, T
    Tsiatouhas, Y
    Nikolos, D
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 155 - 163
  • [36] DESIGN AND TEST-GENERATION OF C-TESTABLE HIGH-SPEED CARRY-FREE DIVIDERS
    WEY, CL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (03): : 193 - 200
  • [37] EASILY TESTABLE GATE-LEVEL AND DCVS MULTIPLIERS
    TAKACH, AR
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (07) : 932 - 942
  • [38] FAST MULTIPLIERS
    HABIBI, A
    WINTZ, PA
    IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (02) : 153 - &
  • [39] Design of testable multipliers for fixed-width data paths
    Mukherjee, N
    Rajski, J
    Tyszer, J
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (07) : 795 - 810
  • [40] Approximate Array Multipliers
    Balasubramanian, Padmanabhan
    Nayar, Raunaq
    Maskell, Douglas L.
    ELECTRONICS, 2021, 10 (05) : 1 - 20