A low voltage CMOS square law analog multiplier

被引：3
|
作者：
Tarim, TB [1 ]
Ismail, M [1 ]
机构：
[1] Texas Instruments Inc, Dallas, TX 75265 USA
来源：
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99 | 1999年
关键词：
D O I：
10.1109/SSMSD.1999.768581
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A multiplier composed of a low voltage square-law CMOS cell is introduced in this paper. The analysis of the square-law cell is given. The multiplier operates in the saturation region with a fully balanced input signal. Initial simulations were done for 0.8 mu m n-well process using BSIM3 model parameters. The circuit has a trade-off between low voltage operation and low power dissipation. The circuit has a cutoff frequency of 99.4MHz and P-dis=1.5mW for a bias current of 120 mu A. The THD is less then -51dB and -49dB for fixed input voltages V3 and V1, respectively,for a 1MHz, 0.5V peak-to-peak sinusoidal input.
引用
收藏
页码：5 / 8
页数：4
相关论文
共 50 条
  • [1] Statistical design of a multiplier using a low voltage square-law CMOS cell
    Tarim, TB
    Kuntman, HH
    Ismail, M
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 25 - 28
  • [2] A Low Voltage CMOS Analog Multiplier With High Linearity
    Miremadi, Amir H.
    Ayatollahi, Ahmad
    Abrishamifar, Adib
    Siadatan, Alireza
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 257 - +
  • [3] Statistical design of a multiplier using a low power square-law CMOS analog cell
    Tarim, TB
    Kuntman, HH
    Ismail, M
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 191 - 194
  • [4] LOW-VOLTAGE, 4-QUADRANT, ANALOG CMOS MULTIPLIER
    COBAN, AL
    ALLEN, PE
    ELECTRONICS LETTERS, 1994, 30 (13) : 1044 - 1045
  • [5] CMOS voltage-mode analog multiplier
    Boonchu, Boonchai
    Surakampontorn, Wanlop
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1989 - 1992
  • [6] Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair
    Hyogo, A
    Fukutomi, Y
    Sekine, K
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 274 - 277
  • [7] Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair
    Hyogo, Akira
    Fukutomi, Yoshio
    Sekine, Keitaro
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [8] Low Voltage, Low Power, High Linearity, High Speed CMOS Voltage Mode Analog Multiplier
    Akshatha, B. C.
    Kumar, A. Vijay
    2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 1120 - 1125
  • [9] Yet another low-voltage four quadrant analog CMOS multiplier
    RamirezAngulo, J
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 405 - 408
  • [10] A low-voltage CMOS linear transconductor suitable for analog multiplier application
    Sawigun, Chutham
    Mahattanakul, Jirayuth
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1543 - +
12345