Rapid and Efficient Method for Numerical Quantum Mechanical Simulation of Gate-All-Around Nanowire Transistors

被引：0
|
作者：
Selim, Dalia [1 ]
Gamal, Salah [1 ]
Fikry, Wael [1 ]
Abd-El Halim, Omar [1 ]
机构：
[1] Ain Shams Univ, Fac Engn, Dept Engn Phys & Math, Cairo, Egypt
来源：
2012 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL) | 2012年
关键词：
TRANSPORT;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose a 2D numerical quantum simulator for silicon gate-all-around (GAA) nanowire transistors with cylindrical cross-section within the effective mass approximation. The Hamiltonian is expanded in the uncoupled mode space and the nonequilibrium Green's function (NEGF) formalism is adopted to calculate the electron density and current. An approximated isotropic effective mass is used in conjunction with optimizing the flatband voltage (V-FB) as a fitting parameter. Verification of the results is done through a comparison with those obtained from a published 3D simulator and excellent agreement is achieved.
引用
收藏
页码：229 / 232
页数：4
相关论文
共 50 条
  • [1] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
    Dey, S.
    Dash, T. P.
    Das, S.
    Mohapatra, E.
    Jena, J.
    Maiti, C. K.
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
  • [2] Electron Tomography of Gate-All-Around Nanowire Transistors
    Cherns, P. D.
    Lorut, F.
    Dupre, C.
    Tachi, K.
    Cooper, D.
    Chabli, A.
    Ernst, T.
    16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
  • [3] Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors
    Fujisawa, Hironori
    Ikeda, Kazuma
    Nakashima, Seiji
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SF)
  • [4] Simulation and Finite Element Analysis of Electrical Characteristics of Gate-all-Around Junctionless Nanowire Transistors
    Chatterjee, Neel
    Pandey, Sujata
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (01)
  • [5] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Dong, Xiaoqiao
    Li, Ming
    Zhang, Wanrong
    Yang, Yuancheng
    Chen, Gong
    Sun, Shuang
    Wang, Jianing
    Xu, Xiaoyan
    An, Xia
    SCIENCE CHINA-INFORMATION SCIENCES, 2020, 63 (10)
  • [6] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao DONG
    Ming LI
    Wanrong ZHANG
    Yuancheng YANG
    Gong CHEN
    Shuang SUN
    Jianing WANG
    Xiaoyan XU
    Xia AN
    Science China(Information Sciences), 2020, 63 (10) : 288 - 290
  • [7] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao Dong
    Ming Li
    Wanrong Zhang
    Yuancheng Yang
    Gong Chen
    Shuang Sun
    Jianing Wang
    Xiaoyan Xu
    Xia An
    Science China Information Sciences, 2020, 63
  • [8] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Yabin Sun
    Yaxin Tang
    Xiaojin Li
    Yanling Shi
    Teng Wang
    Jun Xu
    Ziyu Liu
    Journal of Computational Electronics, 2020, 19 : 1463 - 1470
  • [9] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Sun, Yabin
    Tang, Yaxin
    Li, Xiaojin
    Shi, Yanling
    Wang, Teng
    Xu, Jun
    Liu, Ziyu
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1463 - 1470
  • [10] Performance Limit of Gate-All-Around Si Nanowire Field-Effect Transistors: An Ab Initio Quantum Transport Simulation
    Liu, Shiqi
    Li, Qiuhui
    Yang, Chen
    Yang, Jie
    Xu, Lin
    Xu, Linqiang
    Ma, Jiachen
    Li, Ying
    Fang, Shibo
    Wu, Baochun
    Dong, Jichao
    Yang, Jinbo
    Lu, Jing
    PHYSICAL REVIEW APPLIED, 2022, 18 (05)
12345