Productivity Improvement of Copper Pillar Flip-chip Package by Pre-applied Materials and Press Machine

被引：0

作者：

Motomura, Koji ^{[1
]}

Maruo, Hiroki ^{[1
]}

Tie, Wanyu ^{[1
]}

Eifuku, Hideki ^{[1
]}

Sakemi, Shoji ^{[1
]}

Sakai, Tadahiko ^{[1
]}

机构：

[1] Panason Factory Solut Co Ltd, Toyonaka, Osaka 5610854, Japan

来源：

2012 2ND IEEE CPMT SYMPOSIUM JAPAN | 2012年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In this report, authors describe improvement effort of fine pitch flip-chip interconnection based on pre-applied material process. For evaluation, IC with copper pillar bumps (50 mu m pitch) and organic boards (FR-5) have been used. NCF and B-stage material have been used as pre-applied connecting material. As a result, we have developed temporary alignment and subsequent batch bonding process to improve productivity. By adjusting the bonding conditions, stable initial conductions of assembled packages have been achieved. And two reliability tests (TCT and PCT) have been carried out successfully. It becomes possible that flip-chip package was assembled within reduced process time of a bonding machine. Therefore, bonding throughput is improved considerably.

引用

页数：4

共 46 条

[31] Detection and Fault Isolation of Elevated Resistive Paths in Copper Pillar (CuP) Flip Chip Package Device
Ison, C.
Spurrier, R.
Somintac, M.
Asuncion, R.
2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
[32] Miniaturization of System in Package for Wearable Devices using Copper pillar Solder flip chip Interconnects.
Pun, Kelvin
Singh, Amandeep
Islam, M. N.
2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
[33] Coupled Thermal and Thermo-Mechanical Simulation for Flip-chip Component Level Copper Pillar Bump Fatigue
Shantaram, Sandeep
Sakib, A. R. Nazmus
Lakhera, Nishant
PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018), 2018, : 1381 - 1386
[34] Copper-Pillar Bump-Joint Thermo-Mechanical and Thermal Modeling for Flip-Chip Packages
Mandal, Rathin
Mui, Y. C.
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1184 - 1189
[35] Flip-chip packaging for a two-dimensional thermal flow sensor using a copper pillar bump technology
Sun, Jian-Bo
Qin, Ming
Huang, Qing-An
IEEE SENSORS JOURNAL, 2007, 7 (7-8) : 990 - 995
[36] Study on A Formulated No Clean Flux for Fine-Pitch Flip Chip Package of Copper Pillar/Microbump Interconnect
Chen, Hsiang-Chuan
Chuang, Ya-Ching
Chang, Chia-Hao
Tseng, Watson
2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 243 - 246
[37] Novel process techniques to reduce voids in solder thermal interface materials used for flip-chip package applications
Montano, M.
Garcia, J.
Shi, W.
Reiter, M. T.
Vadakkan, U.
Phillippe, K. L.
Clark, B.
Valles, M.
Deppisch, C.
Ferrara-Brown, J. D.
Jadhav, S. G.
Bernal, E.
Kuan, M. K.
HT2005: Proceedings of the ASME Summer Heat Transfer Conference 2005, Vol 4, 2005, : 885 - 890
[38] Novel process techniques to reduce voids in solder thermal interface materials used for flip-chip package applications
Montano, M.
Garcia, J.
Shi, W.
Reiter, M. T.
Vadakkan, U.
Phillippe, K. L.
Clark, B.
Valles, M.
Deppisch, C.
Ferrara-Brown, J. D.
Jadhav, S. G.
Bernal, E.
Kuan, M. K.
Advances in Electronic Packaging 2005, Pts A-C, 2005, : 2369 - 2374
[39] Effects of Commercial No-Clean Flux on Reliability of Fine Pitch Flip-Chip Package With Solder Bumps and Copper Pillars
Wakeel, Saif
Haseeb, A. S. M. A.
Hoon, Khoo Ly
Amalina, M. A.
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (08): : 1386 - 1394
[40] Numerical Analysis and Parameter Optimization of Thermal Stress Effect for Low-K Layer Flip-Chip with Copper Pillar Bump
Yu Huiping
Feng Feng
Qin Fei
Wu Wei
An Tong
Chen Pei
2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,

← 1 2 3 4 5 →