共 49 条
- [1] Coupled Thermal and Thermo-Mechanical Simulation for Flip-chip Component Level Copper Pillar Bump Fatigue [J]. PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018), 2018, : 1381 - 1386
- [2] Optimization of copper pillar bump design for tine pitch flip-chip packages [J]. IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 111 - 114
- [3] Chip/Package Interactions on advanced Flip-Chip packages: Mechanical Investigations on Copper pillar bumping [J]. 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
- [6] Thermo-mechanical deformation of underfilled flip-chip packaging [J]. TWENTY FIRST IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1997, : 326 - 333
- [7] Predicting Thermo-Mechanical Degradation Of First-Level Thermal Interface Materials (TIMs) In Flip-Chip Electronic Packages [J]. 2014 IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2014, : 240 - 250
- [8] Copper pillar bump design optimization for lead free flip-chip packaging [J]. Journal of Materials Science: Materials in Electronics, 2010, 21 : 278 - 284
- [10] Analysis and modeling verification for thermal-mechanical deformation in flip-chip packages [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 336 - 344