Productivity Improvement of Copper Pillar Flip-chip Package by Pre-applied Materials and Press Machine

被引:0
|
作者
Motomura, Koji [1 ]
Maruo, Hiroki [1 ]
Tie, Wanyu [1 ]
Eifuku, Hideki [1 ]
Sakemi, Shoji [1 ]
Sakai, Tadahiko [1 ]
机构
[1] Panason Factory Solut Co Ltd, Toyonaka, Osaka 5610854, Japan
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this report, authors describe improvement effort of fine pitch flip-chip interconnection based on pre-applied material process. For evaluation, IC with copper pillar bumps (50 mu m pitch) and organic boards (FR-5) have been used. NCF and B-stage material have been used as pre-applied connecting material. As a result, we have developed temporary alignment and subsequent batch bonding process to improve productivity. By adjusting the bonding conditions, stable initial conductions of assembled packages have been achieved. And two reliability tests (TCT and PCT) have been carried out successfully. It becomes possible that flip-chip package was assembled within reduced process time of a bonding machine. Therefore, bonding throughput is improved considerably.
引用
收藏
页数:4
相关论文
共 46 条
  • [41] Thermal contact analysis of Flip-Chip package considering microscopic contacts of double-layer thermal interface materials
    Wang, Chen
    Lin, Qiyin
    Pan, Zongkun
    Hong, Jun
    Zhou, Yicong
    APPLIED ENERGY, 2024, 356
  • [42] Embedded Chip-in-Flex (CIF) Packages using Wafer Level Package (WLP) with Pre-Applied Anisotropic Conductive films (ACFs)
    Suk, Kyoung-Lim
    Son, Ho-Young
    Chung, Chang-Kyu
    Do Kim, Joong
    Lee, Jin-Woo
    Paik, Kyung-Wook
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1741 - +
  • [43] Thermo-compression Bonding for Fine-pitch Copper-pillar Flip-chip Interconnect - Tool Features as Enablers of Unique Technology
    Eitan, Amram
    Hung, Kin-Yik
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 460 - 464
  • [44] Below 45nm Low-k Layer Stress Minimization Guide for High-Performance Flip-Chip Packages with Copper Pillar Bumping
    Lee, Min Woo
    Kim, Jin Young
    Kim, Jae Dong
    Lee, Choon Heung
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1623 - 1630
  • [45] Optimal design toward enhancement of thermomechanical reliability of polyimide layers in a flip-chip-on-lead-frame dual flat no-leads package with copper pillar bumps
    Ning, Wenguo
    Zhu, Chunsheng
    Li, Heng
    Xu, Gaowei
    Luo, Le
    Guo, Hongyan
    Jing, Fei
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (03) : 933 - 939