Novel process techniques to reduce voids in solder thermal interface materials used for flip-chip package applications

被引：3
|
作者：
Montano, M. [1 ]
Garcia, J. [1 ]
Shi, W. [1 ]
Reiter, M. T. [1 ]
Vadakkan, U. [1 ]
Phillippe, K. L. [1 ]
Clark, B. [1 ]
Valles, M. [1 ]
Deppisch, C. [1 ]
Ferrara-Brown, J. D. [1 ]
Jadhav, S. G. [1 ]
Bernal, E. [1 ]
Kuan, M. K. [1 ]
机构：
[1] Intel Corp, Assembly Technol Dev, Chandler, AZ 85226 USA
来源：
HT2005: Proceedings of the ASME Summer Heat Transfer Conference 2005, Vol 4 | 2005年
关键词：
CSAM; voids; solder thermal interface material; electronics packages; flip-chip;
D O I：
10.1115/HT2005-72747
中图分类号：
O414.1 [热力学];
学科分类号：
摘要：
In the present study, the thermal performance of flip chip electronics packages was evaluated by characterizing the amount of voiding present in the Solder Thermal Interface Material (STIM) which is placed between the die and Integrated Heat Spreader (IHS). The study found that the thermal resistance, R-jc (resistance between the Si die and IHS), is dependent upon the amount of voiding present as well as the location of the voiding in the STIM. The study also described the techniques to reduce the STIM voids in flip chip packages and identified the key process parameters to improve the thermal performance. The process parameters varied in this study consisted of STIM thickness, dwell time and temperature, flux weight, and many others, A detailed DOE and statistical analysis were carried out to determine the impact of the parameters mentioned above toward reducing the quantity of voids in the STIM. The analysis showed that for the packages under consideration, the primary process parameters that affect the STIM voiding are cure time, flux weight and TIM thickness.
引用
收藏
页码：885 / 890
页数：6
相关论文
共 27 条
  • [1] Novel process techniques to reduce voids in solder thermal interface materials used for flip-chip package applications
    Montano, M.
    Garcia, J.
    Shi, W.
    Reiter, M. T.
    Vadakkan, U.
    Phillippe, K. L.
    Clark, B.
    Valles, M.
    Deppisch, C.
    Ferrara-Brown, J. D.
    Jadhav, S. G.
    Bernal, E.
    Kuan, M. K.
    Advances in Electronic Packaging 2005, Pts A-C, 2005, : 2369 - 2374
  • [2] Thermal contact analysis of Flip-Chip package considering microscopic contacts of double-layer thermal interface materials
    Wang, Chen
    Lin, Qiyin
    Pan, Zongkun
    Hong, Jun
    Zhou, Yicong
    APPLIED ENERGY, 2024, 356
  • [3] On the influence of lid materials for flip-chip ball grid array package applications
    Jeronimo, Mateus Bagetti
    Schindele, Jens
    Straub, Hubert
    Gromala, Przemyslaw Jakub
    Wunderle, Bernhard
    Zimmermann, Andre
    MICROELECTRONICS RELIABILITY, 2023, 140
  • [4] Investigation on Solder Voids in Flip-Chip Light-Emitting Diodes Using Thermal Transient Response
    Ma, Byungjin
    Kim, Chang Wan
    Lee, Kun Hyung
    Suh, Won-Bae
    Lee, Kwanhun
    2016 22ND INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2016, : 272 - 275
  • [5] Techniques to reduce thermal resistance in flip-chip GaN-based VCSELs
    Mishkat-Ul-Masabih, Saadat
    Leonard, John
    Cohen, Daniel
    Nakamura, Shuji
    Feezell, Daniel
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2017, 214 (08):
  • [6] Percolation theory applied to the analysis of thermal interface materials in flip-chip technology
    Devpura, A
    Phelan, PE
    Prasher, RS
    ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 21 - 28
  • [7] Advanced Bonding Process based on Intense Pulsed Light Irradiation for Solder Bump in Flip-Chip Package
    Ryu, Seong-Ung
    Park, Jong-Whi
    Ju, Young-Min
    Kim, Hak-Sung
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 2218 - 2222
  • [8] In-situ monitoring of interface delamination by local thermal transducers exemplified for a flip-chip package
    Wunderle, B.
    May, D.
    Ras, M. Abo
    Sheva, S.
    Schulz, M.
    Woehrmann, M.
    Bauer, J.
    Keller, J.
    2016 22ND INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2016, : 230 - 235
  • [9] Characterizations of soft-gel thermal interface materials for flip chip package
    Wang, JL
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 437 - 440
  • [10] Package Warpage of Whole Strip Evaluation with Interface Analysis in the Flip-Chip Die Bonding Process
    Ho, Ian
    Liao, Po-Yu
    Shih, Teny
    Kang, Andrew
    Wang, Yu-Po
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 923 - 928
123