Productivity Improvement of Copper Pillar Flip-chip Package by Pre-applied Materials and Press Machine

被引：0

作者：

Motomura, Koji ^{[1
]}

Maruo, Hiroki ^{[1
]}

Tie, Wanyu ^{[1
]}

Eifuku, Hideki ^{[1
]}

Sakemi, Shoji ^{[1
]}

Sakai, Tadahiko ^{[1
]}

机构：

[1] Panason Factory Solut Co Ltd, Toyonaka, Osaka 5610854, Japan

来源：

2012 2ND IEEE CPMT SYMPOSIUM JAPAN | 2012年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In this report, authors describe improvement effort of fine pitch flip-chip interconnection based on pre-applied material process. For evaluation, IC with copper pillar bumps (50 mu m pitch) and organic boards (FR-5) have been used. NCF and B-stage material have been used as pre-applied connecting material. As a result, we have developed temporary alignment and subsequent batch bonding process to improve productivity. By adjusting the bonding conditions, stable initial conductions of assembled packages have been achieved. And two reliability tests (TCT and PCT) have been carried out successfully. It becomes possible that flip-chip package was assembled within reduced process time of a bonding machine. Therefore, bonding throughput is improved considerably.

引用

页数：4

共 46 条

[1] Wafer level package using pre-applied anisotropic conductive films (ACFs) for flip-chip interconnections
Son, Ho-Young
Chung, Chang-Kyu
Yim, Myung-Jin
Paik, Kyung-Wook
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 565 - +
[2] Chip/Package Interactions on advanced Flip-Chip packages: Mechanical Investigations on Copper pillar bumping
Gallois-Garreignot, S.
Fiori, V.
Moutin, C.
Tavernier, C.
2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
[3] Materials and processing impacts on flip chip assembly using pre-applied underfif
Esler, David
IEEE CPMT: International Symposium and Exhibition on Advanced Packaging Materials: Processes, Properties and Interfaces, 2006, : 37 - 37
[4] Pre-applied underfill adhesives for flip chip attachment
Charles, S
Kropp, M
Kinney, R
Hackett, S
Zenner, R
Li, FB
Mader, R
Hogerton, P
Chaudhuri, A
Stepniak, F
Walsh, M
2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 178 - 183
[5] Finite Element Analysis of Copper Pillar Interconnect Stress of Flip-chip Chip-Scale Package
Afripin, Amirul
Carpenter, Burt
Hauck, Torsten
2021 22ND INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2021,
[6] Study of Polyimide in Chip Package Interaction for Flip-Chip Cu Pillar Packages
Wang, Wei
Zhang, Dingyou
Sun, Yangyang
Rae, David
Zhao, Lily
Zheng, Jiantao
Schwarz, Mark
Shah, Milind
Syed, Ahmer
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1039 - 1043
[7] Thermocompression Flip Chip Bonding Optimization for Pre-Applied Underfill
Clauberg, Horst
Rezvani, Alireza
Buergi, Daniel
Colosimo, Tom
Frick, Guy
Yauw, Oranna
Strothmann, Tom
Chylak, Bob
2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
[8] Pre-applied underfills for low cost flip chip processing
Johnson, CD
Baldwin, DF
INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 1999, : 73 - 76
[9] Application of Non-UV BG Tape on Assembly of Flip-Chip Package with Copper Pillar Bump
Yang, Yang
Sun, Tuobei
Ren, Xiaoli
Pang, Jian
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 599 - 602
[10] Stress Analysis of the Low-k Layer in a Flip-Chip Package with an Oblong Copper Pillar Bump
Song, Cha Gyu
Kwon, Oh Young
Jung, Hoon Sun
Sohn, EunSook
Choa, Sung-Hoon
NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2017, 9 (08) : 1139 - 1145

← 1 2 3 4 5 →