共 50 条
- [1] Chip/Package Interactions on advanced Flip-Chip packages: Mechanical Investigations on Copper pillar bumping [J]. 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
- [2] 14 nm Chip Package Interaction Development with Cu Pillar Bump Flip Chip Package [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 30 - 34
- [3] Chip Package Interaction Development of Flip Chip CSP Package with Cu Pillar Bump on Lead for Advanced Node Chip [J]. 2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 374 - 377
- [4] Development of Compliant Cu Pillar for Flip Chip Package [J]. 2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
- [5] Study of Small Polyimide Open Size in Contact Resistance and Reliability For Flip Chip Cu Pillar Package [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1732 - 1737
- [7] Reliability of Cu Pillar Bumps for Flip-Chip Packages with Ultra Low-k Dielectrics [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1404 - 1410
- [8] Cu Pillar Bump Flip Chip Package Development for Advanced Node Chip [J]. 2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 141 - 144