Study of Polyimide in Chip Package Interaction for Flip-Chip Cu Pillar Packages

被引:7
|
作者
Wang, Wei [1 ]
Zhang, Dingyou [1 ]
Sun, Yangyang [1 ]
Rae, David [1 ]
Zhao, Lily [1 ]
Zheng, Jiantao [1 ]
Schwarz, Mark [1 ]
Shah, Milind [1 ]
Syed, Ahmer [1 ]
机构
[1] Qualcomm Technol Inc, 5775 Morehouse Dr, San Diego, CA 92121 USA
关键词
Flip Chip; Cu Pillar Bump; CPI; Polyimide; Passivation; ELK;
D O I
10.1109/ECTC.2018.00159
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Chip-package interaction (CPI) is a key area for achieving robust copper bump interconnection in flip-chip packages. Polyimide (PI) has been widely used in electronic package products to provide structural support to protect electronic devices from excessive stress. Passivation crack and LK/ELK delamination are two polyimide related failures in flip chip packages and pose significant challenges to achieving robust CPI design. A 3D finite element model was developed to evaluate the role of polyimide in CPI stress mitigation. For the passivation crack, a failure metric, in-plane radial passivation stress has been proposed to evaluate the passivation crack risk. The simulation shows that the in-plane radial stress of passivation layer is well correlated with the test results. The location of passivation crack matches the peak radial stress location within the passivation layer. The simulation compared the in-plane radial stress between package with and without PI and found the in-plane radial passivation stress of packages with PI layer was significantly reduced compared with packages without PI layer. The simulation demonstrates PI can provide structural protection against in-plane radial stress caused by thermal cooling after chip mass reflow. For ELK delamination, the simulation shows PI opening (PIO) has a big impact on the ELK peel stress. It has been found PIO plays a different role in ELK peel stress due to in-plane shear deformation and out-of-plane thermal expansion. When stress is induced due to in-plane shear deformation, smaller PIO and stiffer PI can provide better stress buffer on ELK layers. Larger PIO and stiffer PI can help to reduce the ELK peel stress induced by out-of-plane thermal expansion. This study presents two failure stress metrics from the perspective of fracture mechanics and further investigates the role of PI in flip chip Cu pillar packages.
引用
收藏
页码:1039 / 1043
页数:5
相关论文
共 50 条
  • [1] Chip/Package Interactions on advanced Flip-Chip packages: Mechanical Investigations on Copper pillar bumping
    Gallois-Garreignot, S.
    Fiori, V.
    Moutin, C.
    Tavernier, C.
    [J]. 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [2] 14 nm Chip Package Interaction Development with Cu Pillar Bump Flip Chip Package
    Kuo, Po Chen
    Wang, Cheng Hsiao
    Ho, Kai Kuang
    Chen, Kuo Ming
    Wu, Chung Yen
    Yang, Ching Li
    [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 30 - 34
  • [3] Chip Package Interaction Development of Flip Chip CSP Package with Cu Pillar Bump on Lead for Advanced Node Chip
    Wu, Chung Yen
    Wang, Cheng Hsiao
    Ho, Kai Kuang
    Chen, Kuo Ming
    Kuo, Po Chen
    Yang, Ching Li
    [J]. 2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 374 - 377
  • [4] Development of Compliant Cu Pillar for Flip Chip Package
    Jung, Boo Yang
    Che, F. X.
    Lin, Jong-Kai
    [J]. 2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [5] Study of Small Polyimide Open Size in Contact Resistance and Reliability For Flip Chip Cu Pillar Package
    Kuo , Kuei Hsiao
    Xiao, Shaun
    Hwang, Abram
    Chang, Kui
    Chang, Jovi
    Chien, Feng Lung
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1732 - 1737
  • [6] A study of chip-last embedded flip-chip package
    Chao, Shin-Hua
    Tong, Ho-Ming
    Hung, Chih-Pin
    Lai, Yishao
    Liu, Colin
    Hsieh, Emma
    Luh, Ding-Bang
    [J]. JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2014, 37 (06) : 827 - 832
  • [7] Reliability of Cu Pillar Bumps for Flip-Chip Packages with Ultra Low-k Dielectrics
    Wang, Yiwei
    Lu, Kuan H.
    Im, Jay
    Ho, Paul S.
    [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1404 - 1410
  • [8] Cu Pillar Bump Flip Chip Package Development for Advanced Node Chip
    Wu, Chung Yen
    Wang, Cheng Hsiao
    Ho, Kai Kuang
    Chen, Kuo Ming
    Kuo, Po Chen
    Yang, Ching Li
    [J]. 2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 141 - 144
  • [9] Understanding the strength of epoxy-polyimide interfaces for flip-chip packages
    Hoontrakul, P
    Sperling, LH
    Pearson, RA
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2003, 3 (04) : 159 - 166
  • [10] Chip-Package Interaction and Reliability Improvement by Structure Optimization for Ultralow-k Interconnects in Flip-Chip Packages
    Zhang, Xuefeng
    Wang, Yiwei
    Im, Jang-Hi
    Ho, Paul S.
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 462 - 469