A study of chip-last embedded flip-chip package

被引:1
|
作者
Chao, Shin-Hua [1 ,2 ]
Tong, Ho-Ming [1 ]
Hung, Chih-Pin [1 ]
Lai, Yishao [1 ]
Liu, Colin [1 ]
Hsieh, Emma [1 ]
Luh, Ding-Bang [2 ]
机构
[1] Adv Semicond Engn Inc, NEPZ Zone, Kaohsiung, Taiwan
[2] Natl Cheng Kung Univ, Dept Ind Design, Tainan 70101, Taiwan
关键词
design for cost; embedded flip chip; thermally enhanced FCCSP; warpage control;
D O I
10.1080/02533839.2013.839424
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Flip-chip chip-scale packaging (FCCSP) has recently emerged as a package solution achieving superior performance over traditional wire-bonding technology. There are also further possible advances for the assembly process such as under-fill and molding to be more cost effective. We propose an innovative process of a heterogeneous integration of the organic substrate and the standard FCCSP assembly process. This is achieved with technical and material improvements; the result is a new type of molding and under-fill technology that has higher process efficiency than conventional molding and under-fill and demonstrates good thermal dissipation and warpage control. The new process and the resulting package reliability are validated by test vehicle engineering verifications. This 'laminated' FCCSP platform is a type of 'chip-last embedded die' structure that is extendable to support stackable packages for use in advanced package-on-package applications.
引用
收藏
页码:827 / 832
页数:6
相关论文
共 50 条
  • [1] A Study of Chip-last Embedded FCCSP
    Chao, Shin-Hua
    Hung, Chih-Pin
    Lai, Yishao
    Liu, Colin
    Hsieh, Emma
    Luh, Ding-Bang
    [J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2015, : 78 - 82
  • [2] Chip-last embedded active for system-on-package (SOP)
    Lee, Baik-Woo
    Sundaram, Venky
    Wiedenman, Boyd
    Yoon, Chong K.
    Kripesh, Vaidyanathan
    Iyer, Mahadevan
    Tummala, Rao R.
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 292 - +
  • [3] Fluxonium qubits in a flip-chip package
    Somoroff, Aaron
    Truitt, Patrick
    Weis, Adam
    Bernhardt, Jacob
    Yohannes, Daniel
    Walter, Jason
    Kalashnikov, Konstantin
    Renzullo, Mario
    Mencia, Raymond A.
    Vavilov, Maxim G.
    Manucharyan, Vladimir E.
    Vernik, Igor V.
    Mukhanov, Oleg A.
    [J]. PHYSICAL REVIEW APPLIED, 2024, 21 (02)
  • [4] Reliability study of the laminate-based flip-chip chip scale package
    Matsuda, Y
    Takai, T
    Okada, Y
    Lall, P
    Koehler, C
    Tessler, T
    Olsen, D
    [J]. 2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 40 - 44
  • [5] Study of Polyimide in Chip Package Interaction for Flip-Chip Cu Pillar Packages
    Wang, Wei
    Zhang, Dingyou
    Sun, Yangyang
    Rae, David
    Zhao, Lily
    Zheng, Jiantao
    Schwarz, Mark
    Shah, Milind
    Syed, Ahmer
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1039 - 1043
  • [6] The Study of Warpage of an Embedded Substrate of the Flip Chip Chip Size Package
    Laio, Yi-Hao
    Chen, Wei Hsiang
    Shih, Ming Chang
    [J]. 2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 201 - 203
  • [7] Development of thin flip-chip BGA for package on package
    Suzuki, Yasuhiro
    Kayashima, Yuuji
    Maeda, Takehik
    Matsuura, Yoshihiro
    Sekiguchi, Tomobisa
    Watanabe, Akio
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 8 - +
  • [8] Electrical Characteristics of Flip-Chip Package Interconnection
    Li, Hongbin
    Zhao, Quanming
    Zuo, Panpan
    [J]. 2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 1003 - 1005
  • [9] Investigation of Electrical Discontinuity in Flip-chip Package
    Xu, Yanbo
    Yang, Xiaoli
    Li, Yan
    Zuo, Panpan
    Zheng, Hongxing
    Li, Erping
    [J]. 2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [10] Modeling and Simulation of Multilayer Flip-Chip Package
    Li, Hongbin
    Zhao, Quanming
    Zuo, Panpan
    [J]. 2016 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2016,