A study of chip-last embedded flip-chip package

被引:1
|
作者
Chao, Shin-Hua [1 ,2 ]
Tong, Ho-Ming [1 ]
Hung, Chih-Pin [1 ]
Lai, Yishao [1 ]
Liu, Colin [1 ]
Hsieh, Emma [1 ]
Luh, Ding-Bang [2 ]
机构
[1] Adv Semicond Engn Inc, NEPZ Zone, Kaohsiung, Taiwan
[2] Natl Cheng Kung Univ, Dept Ind Design, Tainan 70101, Taiwan
关键词
design for cost; embedded flip chip; thermally enhanced FCCSP; warpage control;
D O I
10.1080/02533839.2013.839424
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Flip-chip chip-scale packaging (FCCSP) has recently emerged as a package solution achieving superior performance over traditional wire-bonding technology. There are also further possible advances for the assembly process such as under-fill and molding to be more cost effective. We propose an innovative process of a heterogeneous integration of the organic substrate and the standard FCCSP assembly process. This is achieved with technical and material improvements; the result is a new type of molding and under-fill technology that has higher process efficiency than conventional molding and under-fill and demonstrates good thermal dissipation and warpage control. The new process and the resulting package reliability are validated by test vehicle engineering verifications. This 'laminated' FCCSP platform is a type of 'chip-last embedded die' structure that is extendable to support stackable packages for use in advanced package-on-package applications.
引用
收藏
页码:827 / 832
页数:6
相关论文
共 50 条
  • [41] Thermal performance of a high end flip-chip organic package
    Calmidi, VV
    Sathe, SB
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 511 - 516
  • [42] A MULTICHIP PACKAGE UTILIZING IN-CU FLIP-CHIP BONDING
    YOUMANS, AP
    ROSE, RE
    GREENMAN, WF
    PROCEEDINGS OF THE IEEE, 1969, 57 (09) : 1599 - &
  • [43] Evolution of a unique flip-chip MCM-L package
    Jimarez, MA
    Tran, S
    Le Coz, C
    Dearing, GO
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 372 - 378
  • [44] Mechanical Characterization Comparison as Flip-Chip Package to Fan-Out Package
    Chen, Dao-Long
    Sung, Po-Hsien
    Yin, Wei-Jie
    Shih, Meng-Kai
    Tarng, David
    Hung, Chih-Pin
    2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 266 - 269
  • [45] Wire bond, flip-chip, and chip-scale-package solution to high silicon integration
    Bantog, Ely
    Chiu, Steve
    Chen, C. T.
    Pu, H. P.
    Hsiao, C. S.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1386 - +
  • [46] Low cost, Chip-Last Embedded ICs in Thin Organic Cores
    Kumbhat, Nitesh
    Liu, Fuhan
    Sundaram, Venky
    Meyer-Berg, Georg
    Tummala, Rao
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 43 - 47
  • [47] Chip/Package Interactions on advanced Flip-Chip packages: Mechanical Investigations on Copper pillar bumping
    Gallois-Garreignot, S.
    Fiori, V.
    Moutin, C.
    Tavernier, C.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [48] Qualifying flip-chip underfills
    Becker, Karl-Friedrich
    Adams, Tom
    Semiconductor International, 2000, 23 (04)
  • [49] FLIP-chip and "backside" techniques
    Barton, DL
    Bernhard-Höfer, K
    Cole, EI
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 721 - 730
  • [50] Electrical evaluation of flip-chip package alternatives for next generation microprocessors
    Darnauer, J
    Chengson, D
    Schmidt, B
    Priest, E
    Petefish, B
    Hanson, D
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 666 - 673