Application of Non-UV BG Tape on Assembly of Flip-Chip Package with Copper Pillar Bump

被引:0
|
作者
Yang, Yang [1 ]
Sun, Tuobei [1 ]
Ren, Xiaoli [1 ]
Pang, Jian [1 ]
机构
[1] ZTE Corp, Microelect R&D Inst, Dept Packaging & Testing, Shenzhen, Peoples R China
关键词
flip-chip; UV; tape; back-grinding; eflash; SILICON-WAFERS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
UV tape is widely used in the assembly process of flip-chip package. The adhesiveness of this kind tape will decrease after exposing under UV light. By using this character, the UV tape could be easily peeled off from the bump side of flip-chip wafer after wafer back grinding(BG) process. But in the case of flip-chip die integrated with eflash unit Non-UV BG tape need to be used in stead of UV BG tape since eflash is sensitive to UV light and the data stored in it could be damaged after exposing under UV light. The adhesiveness of Non-UV BG Tape is stronger than UV BG Tape after UV exposure. Therefore, when removing it after BG process, bump crack or die crack could be happened.In this paper, key parameters in Non-UV BG taping process have been studied through assembly design of experiment(DOE). As a result, SB370-SV(Mitsui) tape is successfully applied on a flip-chip wafer with copper pillar bump with 4hrs window time to remove which is acceptable and feasible in actual assembly production.
引用
收藏
页码:599 / 602
页数:4
相关论文
共 50 条
  • [1] Stress Analysis of the Low-k Layer in a Flip-Chip Package with an Oblong Copper Pillar Bump
    Song, Cha Gyu
    Kwon, Oh Young
    Jung, Hoon Sun
    Sohn, EunSook
    Choa, Sung-Hoon
    [J]. NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2017, 9 (08) : 1139 - 1145
  • [2] Double bump flip-chip assembly
    Yan, Kathy Wei
    Johnson, R. Wayne
    Stapleton, Russell
    Ghosh, Kalyan
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2006, 29 (02): : 119 - 133
  • [3] Copper pillar bump design optimization for lead free flip-chip packaging
    K. M. Chen
    T. S. Lin
    [J]. Journal of Materials Science: Materials in Electronics, 2010, 21 : 278 - 284
  • [4] Copper pillar bump design optimization for lead free flip-chip packaging
    Chen, K. M.
    Lin, T. S.
    [J]. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2010, 21 (03) : 278 - 284
  • [5] Optimization of copper pillar bump design for tine pitch flip-chip packages
    Lee, Meng Tsung
    Huang, Jung Pang
    Lin, G. T.
    Lin, Y. H.
    Jiang, Yih Jenn
    Chiu, Steve
    Huang, C. M.
    [J]. IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 111 - 114
  • [6] Parametric Study of Low-k Layer Stress for a Flip-Chip Chip Size Package Using a Copper Pillar Bump
    Song, Cha Gyu
    Jung, Hoon Sun
    Sohn, EunSook
    Kang, DaeByoung
    Kim, JinYoung
    Yoon, JuHoon
    Lee, ChoonHeung
    Choa, Sung-Hoon
    [J]. NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2016, 8 (01) : 1 - 7
  • [7] Studies on a novel flip-chip interconnect structure - Pillar bump
    Wang, T
    Tung, F
    Foo, L
    Dutta, V
    [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 945 - 949
  • [8] Chip/Package Interactions on advanced Flip-Chip packages: Mechanical Investigations on Copper pillar bumping
    Gallois-Garreignot, S.
    Fiori, V.
    Moutin, C.
    Tavernier, C.
    [J]. 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [9] Analysis of Electromigration for Cu Pillar Bump in Flip Chip Package
    Yoo, Jae-Hyouk
    Kang, In-Soo
    Jung, Gi-Jo
    Kim, Sungdong
    Ahn, Hyo-Sok
    Choi, Won-Ho
    Jun, Ki-Sung
    Jang, Doo-Wool
    Baek, In-Hong
    Yu, Joo-Nam
    [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 129 - 133
  • [10] Cu Pillar Bump Oxidation Control in Flip Chip Package
    Chuang, Wen Yuan
    Huang, Wen Hung
    Leng, Eu Poh
    Chen, Taiyu
    [J]. 2022 IEEE 39TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT), 2022,