Modeling of nanoscale gate-all-around MOSFETs

被引：131
|
作者：
Jiménez, D
Sáenz, JJ
Iñíguez, B
Suñé, J
Marsal, LF
Pallarès, J
机构：
[1] Univ Autonoma Barcelona, Escola Tecn Super Engn, Dept Elect Engn, Barcelona, Spain
[2] Univ Autonoma Barcelona, Dept Fis Mat Condensada, Fac Ciencias, Barcelona, Spain
[3] Univ Rovira & Virgili, Escola Tecn Super Engn, Dept Engn Elect, Barcelona, Spain
来源：
IEEE ELECTRON DEVICE LETTERS | 2004年 / 25卷 / 05期
关键词：
modeling; MOSFETs; quantum wires;
D O I：
10.1109/LED.2004.826526
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We present a compact physics-based model for the nanoscale gate-all-around MOSFET working in the ballistic limit. The current through the device is obtained by means of the Lan-dauer approach, being the barrier height the key parameter in the model. The exact solution of the Poisson's equation is obtained in order to deal with all the operation regions tracing properly the transitions between them.
引用
收藏
页码：314 / 316
页数：3
相关论文
共 50 条
  • [21] Thermal consideration in nanoscale gate-all-around vertical transistors
    Larrieu, Guilhem
    Rezgui, Houssem
    Kumar, Abhishek
    Muller, Jonas
    Pelloquin, Sylvain
    Wang, Yifan
    Deng, Marina
    Lecestre, Aurelie
    Maneux, Cristell
    Mukherjee, Chhandak
    2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 27 - 28
  • [22] Modeling of gate leakage in cylindrical gate-all-around transistors
    Ravi Solanki
    Saniya Minase
    Ashutosh Mahajan
    Rajendra Patrikar
    Journal of Computational Electronics, 2021, 20 : 1694 - 1701
  • [23] Self-Heating Effects in Gate-all-around Silicon Nanowire MOSFETs: Modeling and Analysis
    Huang, Xin
    Zhang, Tianwei
    Wang, Rusheng
    Liu, Changze
    Liu, Yuchao
    Huang, Ru
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 727 - 731
  • [24] 3-D Modeling of Fringing Gate Capacitance in Gate-all-around Cylindrical Silicon Nanowire MOSFETs
    An, TaeYoon
    Kim, SoYoung
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 256 - 259
  • [25] Modeling of gate leakage in cylindrical gate-all-around transistors
    Solanki, Ravi
    Minase, Saniya
    Mahajan, Ashutosh
    Patrikar, Rajendra
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1694 - 1701
  • [26] Characterization and Reliability of III-V Gate-all-around MOSFETs
    Si, Mengwei
    Shin, SangHoon
    Conrad, Nathan J.
    Gu, Jiangjiang
    Zhang, Jingyun
    Alam, Muhammad A.
    Ye, Peide D.
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [27] Design and optimization considerations for bulk gate-all-around nanowire MOSFETs
    Song, Yi
    Xu, Qiuxia
    Zhou, Huajie
    Cai, Xiaowu
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (10)
  • [28] Performance and Variability Studies of InGaAs Gate-all-Around Nanowire MOSFETs
    Conrad, Nathan
    Shin, SangHong
    Gu, Jiangjiang
    Si, Mengwei
    Wu, Heng
    Masuduzzaman, Muhammad
    Alam, Mohammad A.
    Ye, Peide D.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (04) : 489 - 496
  • [29] STATIC CHARACTERISTICS OF GATE-ALL-AROUND SOI MOSFETS AT CRYOGENIC TEMPERATURES
    SIMOEN, E
    CLAEYS, C
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 1995, 148 (02): : 635 - 642
  • [30] Drain current modelling of double gate-all-around (DGAA) MOSFETs
    Kumar, Arun
    Bhushan, Shiv
    Tiwari, Pramod Kumar
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (04) : 519 - 525
12345