Modeling of nanoscale gate-all-around MOSFETs

被引：131
|
作者：
Jiménez, D
Sáenz, JJ
Iñíguez, B
Suñé, J
Marsal, LF
Pallarès, J
机构：
[1] Univ Autonoma Barcelona, Escola Tecn Super Engn, Dept Elect Engn, Barcelona, Spain
[2] Univ Autonoma Barcelona, Dept Fis Mat Condensada, Fac Ciencias, Barcelona, Spain
[3] Univ Rovira & Virgili, Escola Tecn Super Engn, Dept Engn Elect, Barcelona, Spain
来源：
IEEE ELECTRON DEVICE LETTERS | 2004年 / 25卷 / 05期
关键词：
modeling; MOSFETs; quantum wires;
D O I：
10.1109/LED.2004.826526
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We present a compact physics-based model for the nanoscale gate-all-around MOSFET working in the ballistic limit. The current through the device is obtained by means of the Lan-dauer approach, being the barrier height the key parameter in the model. The exact solution of the Poisson's equation is obtained in order to deal with all the operation regions tracing properly the transitions between them.
引用
收藏
页码：314 / 316
页数：3
相关论文
共 50 条
  • [41] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321
  • [42] Two-dimensional confinement effects in gate-all-around (GAA) MOSFETS
    Baie, X
    Colinge, JP
    SOLID-STATE ELECTRONICS, 1998, 42 (04) : 499 - 504
  • [43] An Inversion-Charge Analytical Model for Square Gate-All-Around MOSFETs
    Moreno Perez, Enrique
    Roldan Aranda, Juan Bautista
    Garcia Ruiz, Francisco J.
    Barrera Rosillo, Domingo
    Ibanez Perez, Maria Jose
    Godoy, Andres
    Gamiz, Francisco
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (09) : 2854 - 2861
  • [44] Characteristics of Gate-All-Around Silicon Nanowire and Nanosheet MOSFETs with Various Spacers
    Kola, Sekhar Reddy
    Li, Yiming
    Thoti, Narasimhulu
    2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 79 - 82
  • [45] Intrinsic Tolerance to Total Ionizing Dose Radiation in Gate-All-Around MOSFETs
    Comfort, Everett S.
    Rodgers, Martin P.
    Allen, William
    Gausepohl, Steve C.
    Zhang, Enxia X.
    Alles, Michael L.
    Hughes, Harold L.
    McMarr, Patrick J.
    Lee, Ji Ung
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (06) : 4483 - 4487
  • [46] Detailed characterisation of Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    SOLID-STATE ELECTRONICS, 2018, 143 : 27 - 32
  • [47] Modeling and analysis of gate-all-around silicon nanowire FET
    Chen, Xiangchen
    Tan, Cher Ming
    MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1103 - 1108
  • [48] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Guerfi, Youssouf
    Larrieu, Guilhem
    NANOSCALE RESEARCH LETTERS, 2016, 11
  • [49] Random telegraph signals in nanoscale vertical junctionless transistors with gate-all-around
    Grall, Simon
    Kumar, Abhishek
    Jalabert, Laurent
    Kim, Soo-Hyeon
    Larrieut, Guilhem
    Clement, Nicolas
    APPLIED PHYSICS EXPRESS, 2022, 15 (07)
  • [50] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Youssouf Guerfi
    Guilhem Larrieu
    Nanoscale Research Letters, 2016, 11
12345