Ambipolar performance improvement of the C-shaped pocket TFET with dual metal gate and gate-drain underlap

被引:1
|
作者
Zhao, Zi-Miao [1 ]
Chen, Zi-Xin [1 ]
Liu, Wei-Jing [1 ]
Tang, Nai-Yun [1 ]
Liu, Jiang-Nan [1 ]
Liu, Xian-Ting [1 ]
Li, Xuan-Lin [1 ]
Pan, Xin-Fu [1 ]
Tang, Min [2 ]
Li, Qing-Hua [3 ]
Bai, Wei [4 ]
Tang, Xiao-Dong [4 ]
机构
[1] Shanghai Univ Elect Power, Coll Elect & Informat Engn, Shanghai 200090, Peoples R China
[2] Semicond Mfg Int Corp, Shanghai 201203, Peoples R China
[3] Radiwave Technol Corp Ltd, Shenzhen 518172, Peoples R China
[4] East China Normal Univ, Key Lab Polar Mat & Devices, Shanghai 200041, Peoples R China
基金
中国国家自然科学基金;
关键词
tunnel field effect transistor; ambipolar current; dual metal gate; gate-drain underlap; 85.30.Mn; 85.30.Tv; 81.05.Cy; TUNNEL FET; TRANSISTORS;
D O I
10.1088/1674-1056/acbaf3
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Dual-metal gate and gate-drain underlap designs are introduced to reduce the ambipolar current of the device based on the C-shaped pocket TFET(CSP-TFET). The effects of gate work function and gate-drain underlap length on the DC characteristics and analog/RF performance of CSP-TFET devices, such as the on-state current (I on), ambipolar current (I amb), transconductance (g m), cut-off frequency (f T) and gain-bandwidth product (GBP), are analyzed and compared in this work. Also, a combination of both the dual-metal gate and gate-drain underlap designs has been proposed for the C-shaped pocket dual metal underlap TFET (CSP-DMUN-TFET), which contains a C-shaped pocket area that significantly increases the on-state current of the device; this combination design substantially reduces the ambipolar current. The results show that the CSP-DMUN-TFET demonstrates an excellent performance, including high I on (9.03 x 10-9 A/mu m), high I on/I off (similar to 1011), low SSavg (similar to 13 mV/dec), and low I amb (2.15 x 10-2 A/mu m). The CSP-DMUN-TFET has the capability to fully suppress ambipolar currents while maintaining high on-state currents, making it a potential replacement in the next generation of semiconductor devices.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Dual-Material Gate-Drain Overlapped DG-TFET Device for Low Leakage Current Design
    Sunil Kumar
    Balwant Raj
    Balwinder Raj
    Silicon, 2021, 13 : 1599 - 1607
  • [22] Dual-Material Gate-Drain Overlapped DG-TFET Device for Low Leakage Current Design
    Kumar, Sunil
    Raj, Balwant
    Raj, Balwinder
    SILICON, 2021, 13 (05) : 1599 - 1607
  • [23] Impact of gate overlap and underlap on analog/RF and linearity performance of dual-material gate-oxide-stack double-gate TFET
    Priyanka Verma
    Kaushal Nigam
    Satyendra Kumar
    Applied Physics A, 2022, 128
  • [24] Impact of gate overlap and underlap on analog/RF and linearity performance of dual-material gate-oxide-stack double-gate TFET
    Verma, Priyanka
    Nigam, Kaushal
    Kumar, Satyendra
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2022, 128 (11):
  • [25] Influence analysis of dielectric pocket on ambipolar behavior and high-frequency performance of dual material gate oxide stack -double gate Nano-Scale TFET
    Ebrahimnia, Melisa
    Ziabari, Seyed Ali Sedigh
    Kiani-sarkaleh, Azadeh
    JOURNAL OF NANOANALYSIS, 2022, 9 (02): : 90 - 98
  • [26] Reducing ambipolar off-state leakage currents in III-V vertical nanowire tunnel FETs using gate-drain underlap
    Krishnaraja, Abinaya
    Svensson, Johannes
    Lind, Erik
    Wernersson, Lars-Erik
    APPLIED PHYSICS LETTERS, 2019, 115 (14)
  • [27] Band Gap and Drain Dielectric Pocket Engineered Si0.2Ge0.8/GaAs Junctionless TFET with Dual Dielectric Gate for Ambipolar Suppression and Electrical Performance Enhancement
    Kumar, Kaushal
    Sharma, Subhash Chandra
    SILICON, 2023, 15 (06) : 2663 - 2677
  • [28] Band Gap and Drain Dielectric Pocket Engineered Si0.2Ge0.8/GaAs Junctionless TFET with Dual Dielectric Gate for Ambipolar Suppression and Electrical Performance Enhancement
    Kaushal Kumar
    Subhash Chandra Sharma
    Silicon, 2023, 15 : 2663 - 2677
  • [29] Performance Improvement of Heterojunction Double Gate Drain Overlapped TFET using Gaussian Doping
    Gupta, Sarthak
    Nigam, Kaushal
    Pandey, Sunil
    Sharma, Dheeraj
    Kondekar, P. N.
    2017 FIFTH BERKELEY SYMPOSIUM ON ENERGY EFFICIENT ELECTRONIC SYSTEMS & STEEP TRANSISTORS WORKSHOP (E3S), 2017,
  • [30] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    Alok Naugarhiya
    Silicon, 2022, 14 : 1593 - 1604